Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2000-11-07
2004-02-03
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S585000, C438S591000, C438S595000, C438S648000, C438S775000
Reexamination Certificate
active
06686277
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method of manufacturing a gate electrode which utilizes a refractory metal, or a wire which employs a refractory metal.
2. Description of the Related Art
A polycrystalline silicon gate electrode or a polycide gate electrode structure in which a tungsten silicide film is stacked on a polycrystalline silicon film, has heretofore generally been used as a structure of a gate electrode for a device. With a view toward implementing high integration and speeding-up of the device, the gate electrode stands in need of a further reduction in resistance, and the development of a technique for implementing it has been pursued.
As an example, a gate structure (Reference: Y. Akasaka et al., IEEE Trans. Electron Devices, ED-43, 1864 (1996)) called “polymetal gate” has been reported in which a refractory metal such as tungsten, a barrier layer comprised of its nitride, and a polycrystalline silicon film are stacked on one another. This is considered to be a structure effective in implementing a low-resistance gate.
With high integration of the device, allowance for alignment of each contact hole to the source and drain with its corresponding gate electrode approaches the limit of the lithography technology. There has been an increasingly demand for application of a Self Aligned Contact (hereinafter called “SAC”) technology in order to overcome such a limit.
The SAC technology is used with the objective of, when a portion above each gate electrode and side walls thereof are formed of silicon nitride films and contact holes reaching source and drain diffused layers are defined in an interlayer dielectric, the gate electrode is masked by these silicon nitride films, whereby the contact holes for the source and drain are formed on a self-alignment basis.
SUMMARY OF THE INVENTION
Forming a nitride film over a patterned polymetal gate and subjecting it to anisotropic etching forms side walls of a silicon nitride film. The nitride film is normally formed by a reduced pressure CVD method. The growth of the silicon nitride film by the reduced pressure CVD method is normally performed at a high temperature of 700° C. or higher.
When the tungsten is used for a polymetal gate electrode, a tungsten oxide film is formed over exposed sides of the tungsten. When a wafer is subjected to a high temperature in a state in which such a tungsten oxide film has been formed, whisker is produced.
A reduction in the oxidization of the tungsten film upon deposition of the nitride film is important to inhibit the occurrence of the whisker. Therefore, there has been proposed a method of reducing a wafer insertion temperature from 550° C. to 350° C. or performing a reducing process using ammonia to remove oxygen in the tungsten oxide film formed over the tungsten film, for example. However, when the wafer insertion temperature is lowered, an increase in processing time takes place as a problem. Since the execution of the ammonia reducing process depends on processing pressure, it is difficult to set the optimum processing condition.
An object of the present invention is to provide a method of inhibiting the occurrence of whisker more reliably.
According to one aspect of the present invention, for achieving this object, a refractory metal film is formed over a semiconductor substrate and a first nitride film is formed over the refractory metal film. Thereafter, the refractory metal film and the nitride film are patterned and the sides of the patterned refractory metal film are nitrided.
REFERENCES:
patent: 5300455 (1994-04-01), Vuillermoz et al.
patent: 5397909 (1995-03-01), Moslehi
patent: 5612249 (1997-03-01), Sun et al.
patent: 6114736 (2000-09-01), Balasubramanyam et al.
patent: 6133150 (2000-10-01), Nakajima et al.
patent: 6144071 (2000-11-01), Gardner et al.
patent: 6162717 (2000-12-01), Yeh
patent: 6180501 (2001-01-01), Pey et al.
patent: 6200870 (2001-03-01), Yeh et al.
patent: 6255698 (2001-07-01), Gardner et al.
patent: 6265297 (2001-07-01), Powell
patent: 6277719 (2001-08-01), Chern et al.
patent: 6284634 (2001-09-01), Rha
patent: 6323519 (2001-11-01), Gardner et al.
Yasushi Akasaka et al., “Low-Resistivity Poly-Metal Gate Electrode Durable for High-Temperature Processing,”; IEEE Transactions on Electrons Devices, vol. 43, No. 11, Nov. 1996, pp. 1864-1869.
Luu Chuong
Oki Electric Industry Co. Ltd.
Smith Matthew
Volentine & Francos, PLLC
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3277756