Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having schottky gate
Reexamination Certificate
2007-02-27
2007-02-27
Chen, Jack (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having schottky gate
C438S179000, C438S182000
Reexamination Certificate
active
11180726
ABSTRACT:
Provided is a method of manufacturing a field effect transistor (FET). The method includes steps of: forming an ohmic metal layer on a substrate in source and drain regions; sequentially forming an insulating layer and a multilayered resist layer on the entire surface of the resultant structure and simultaneously forming resist patterns having respectively different shapes in both a first region excluding the ohmic metal layer and a second region excluding the ohmic metal layer, wherein a lowermost resist pattern is exposed in the first region, and the insulating layer is exposed in the second region; exposing the substrate and the insulating layer by simultaneously etching the exposed insulating layer and the exposed lowermost resist pattern using the resist patterns as etch masks, respectively; performing a recess process on the exposed substrate and etching the exposed insulating layer to expose the substrate; and forming gate recess regions having different etching depths from each other over the substrate, depositing a predetermined gate metal, and removing the resist patterns. In this method, transistors having different threshold voltages can be manufactured without additional mask patterns using the least number of processes, with the results that the cost of production can be reduced and the stability and productivity of semiconductor devices can be improved.
REFERENCES:
patent: 6670652 (2003-12-01), Song
patent: 7084021 (2006-08-01), Janke
patent: 1020000018552 (2000-04-01), None
patent: 10-0276077 (2000-09-01), None
Ahn Ho Kyun
Chang Woo Jin
Ji Hong Gu
Kim Hae Cheon
Lim Jong Won
Chen Jack
Electronics and Telecommunications Research Institute
Mayer Brown Rowe & Maw LLP
LandOfFree
Method of manufacturing field effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing field effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing field effect transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3820015