Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate
2006-06-27
2006-06-27
Jackson, Jerome (Department: 2815)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Total dielectric isolation
C438S429000, C438S431000, C438S433000, C438S447000, C438S450000
Reexamination Certificate
active
07067387
ABSTRACT:
A method for fabricating dielectric isolated silicon islands or regions is described in this invention. A hard composite mask of pad oxide and silicon nitride is first patterned on a silicon substrate and trenches of required dimensions are etched into silicon. After forming an oxide liner on trench surfaces, boron ions are implanted in areas around the trenches such that heavily doped p+regions are formed. The oxide liner is anisotropically etched with a reactive ion etching process such that only the silicon surface at trench bottom is exposed, leaving the oxide liner on trench walls. Epitaxial silicon is then deposited selectively on exposed single crystal silicon surface so as to fill the trenches. After removing the hard mask, trenches are masked with photo-resist pattern and the wafer is anodically etched in an aqueous bath of HF to form a buried porous silicon layer under and around the trenches. After removing the mask, the porous silicon is then oxidized. Discrete silicon regions, electrically isolated by silicon dioxide, are then formed after removing the top oxide film on the epitaxial silicon surface.
REFERENCES:
patent: 4758531 (1988-07-01), Beyer et al.
patent: 5091330 (1992-02-01), Cambou et al.
patent: 5110755 (1992-05-01), Chen et al.
patent: 5130268 (1992-07-01), Liou et al.
patent: 5217920 (1993-06-01), Mattox et al.
patent: 5466631 (1995-11-01), Ichikawa et al.
patent: 5773352 (1998-06-01), Hamajima
patent: 5950094 (1999-09-01), Lin et al.
patent: 6093611 (2000-07-01), Gardner et al.
patent: 6436791 (2002-08-01), Lin et al.
patent: 57202756 (1982-12-01), None
patent: 04217342 (1992-08-01), None
Wolf et al., Silicon Processing for the VLSI Era, vol. 1-Process Technology, 1986, Lattice Press, vol. 1, pp. 155-158.
Diaz José R.
Jackson Jerome
Taiwan Semiconductor Manufacturing Company
LandOfFree
Method of manufacturing dielectric isolated silicon structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing dielectric isolated silicon structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing dielectric isolated silicon structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3637137