Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2002-08-16
2004-03-16
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S627000, C438S643000, C438S660000, C438S663000, C438S681000
Reexamination Certificate
active
06706627
ABSTRACT:
BACKGROUND OF THE DISCLOSURE
1. Field of the Disclosure
The disclosure relates to a method for manufacturing a semiconductor device and a capacitor and, more particularly, to a method for manufacturing a diffusion barrier layer used in a capacitor.
2. Description of Related Art
In a dynamic random access memory (DRAM) and a ferroelectric RAM (FeRAM), a capacitor generally includes a bottom electrode, a high dielectric layer, and a top electrode.
Among various semiconductor memory devices, the DRAM is a memory device with excellent integration because one unit cell is composed of one transistor and one capacitor.
With progress of integration technology, the memory capacity of semiconductor device is increased about four times every three years. For example, 256 Mb DRAM and GB level of DRAM have been developed.
As integration of DRAM proceeds, a memory cell dimension is decreased gradually. For example, in the case of 256 Mb DRAM, the memory cell dimension is 0.5 &mgr;m
2
, and, in this case, a capacitor dimension, which is one of basic element of a cell, may be smaller than 0.3 &mgr;m
2
.
To obtain high capacitance in a small memory cell, numerous methods may be used. For example, the dielectric layer of the capacitor may be formed with a material having high dielectric constant, or the thickness of the dielectric layer is reduced, or the surface area of the capacitor is increased.
To increase the surface area of the capacitor, that is to increase the surface area of the charge storage electrode, there are provided numerous capacitor manufacturing technologies, such as stack-type capacitor or a trench-type capacitor formation technology, or a hemispherical polysilicon grain formation technology for forming the charge storage electrode. However, the above-mentioned technologies complicated capacitor structure, and the manufacturing process is very intricate, thereby increasing the cost of a product and decreasing the yield of the process.
Generally, SiO
2
/Si
3
N
4
-based dielectric materials are used as the capacitor dielectric layer, and there exists a technological limit in the method for increasing capacitance by decreasing a thickness of a SiO
2
/Si
3
N
4
-based dielectric layer.
Therefore, a method for capacitor manufacturing using high dielectric materials, such as Ta
2
O
5
, SrBi
2
Ta
2
O
9
(hereinafter, referred to as a SBT) having a perovskite structure, Pb(Zr, Ti)O
3
(hereinafter, referred to as a PZT) and (Bi, La)
4
Ti
3
O
12
(hereinafter, referred to as a BLT), which have higher dielectric constant than the SiO
2
/Si
3
N
4
based dielectric materials, are proposed.
Such high dielectric materials are used to increase memory device integration. With the use of high dielectric materials, the problem of bottom electrode oxidation is encountered. Therefore, research for forming the bottom electrode with a metal or a conductive oxide material, such as Pt, Ru, RuO
2
, Ir and IrO
2
, has been undertaken.
Meanwhile, to apply the above-mentioned metal or the conductive oxide material for forming the bottom electrode, a diffusion barrier layer is necessarily formed between the bottom electrode and a polysilicon plug for connecting the bottom electrode to a semiconductor substrate. A diffusion barrier layer may have good characteristics in preventing diffusion of oxygen generated in a dielectric formation process, which is processed in an O
2
atmosphere at a temperature of over 600° C.
Diffusion barrier layers formed in accordance with conventional methods are reactive with oxygen, nonconductive products are formed due to the oxidation of the diffusion barrier layer, and an erroneous operation of a capacitor is occurred.
SUMMARY OF THE DISCLOSURE
A semiconductor device comprising a barrier diffusion barrier capable of preventing oxygen diffusion is disclosed.
In accordance with one aspect of the disclosure, there is provided a semiconductor device, including: a diffusion barrier layer composed of ternary compound elements formed on a substrate, wherein the diffusion barrier contains ruthenium(Ru), titanium(Ti) and nitrogen(N); and a capacitor formed on the diffusion barrier layer, wherein the capacitor includes a bottom electrode formed on the diffusion barrier layer, a dielectric layer formed on the bottom electrode and a top electrode formed on the dielectric layer.
In accordance with another aspect of the disclosure, there is provided a method for manufacturing a semiconductor device, including the steps of: forming a diffusion barrier layer with ruthenium(Ru), titanium(Ti) and nitrogen(N) on a substrate; annealing the diffusion barrier layer; and forming a capacitor by stacking a bottom electrode, a dielectric and a top electrode on the diffusion barrier layer.
REFERENCES:
patent: 6284655 (2001-09-01), Marsh
patent: 6320213 (2001-11-01), Kirlin et al.
patent: 6509601 (2003-01-01), Lee et al.
Fourson George
Hynix / Semiconductor Inc.
Marshall & Gerstein & Borun LLP
Pham Thanh V
LandOfFree
Method of manufacturing capacitor with a diffusion barrier... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing capacitor with a diffusion barrier..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing capacitor with a diffusion barrier... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3265376