Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-10-24
2004-11-09
Kang, Donghee (Department: 2811)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S622000, C438S624000, C438S625000, C438S629000, C438S636000, C438S637000, C257S758000, C257S759000, C257S760000
Reexamination Certificate
active
06815328
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an integrated semiconductor device having a plurality of connection levels, and a manufacturing method thereof.
2. Description of the Related Art
As known, the integration of semiconductor devices is always and always increasing, because of the progresses in the semiconductor technology. In particular, the availability of a plurality of metal layers for interconnections has been decisive in making the signal routing more compact.
In devices having a plurality of connection levels (layers of metal or another conductive material), electrical connections exist between connection regions formed in successive connection levels, and between connection levels formed in the first connection level and regions integrated in the device substrate; these connections are formed by through regions (plugs or contacts) extending through the insulating material separating the various connection levels from one another, and from the integrated regions of the device. In addition, connections are sometimes present between connection regions belonging to non-consecutive connection levels, for example between an (N−1)-th metal layer and an (N+1)-th metal layer, or between integrated regions and connection regions that do not belong to the first metal level. In this case, now, it is necessary to form intermediate regions or islands in the intermediate connection layer (for example the N-th metal layer).
An example of connection between a connection region formed in the third level (third metal layer) and a connection region formed in the first level (first metal layer) is shown in
FIGS. 1
a
and
1
b
, which show respectively a top plan view and a cross-section of a device
1
. The device
1
comprises a substrate
3
of a first conductivity type (for example P), accommodating an integrated region
4
of a second conductivity type (for example N). On substrate
1
there extend in succession a first dielectric layer
5
, a first metal level
6
, a second dielectric layer
7
, a second metal level
10
, a third dielectric layer
9
, and a third metal level
11
.
The first metal layer
6
comprises a first connection region
6
a
; the second metal layer
10
comprises second connection regions
10
a
, and the third metal layer
11
comprises a third connection region
11
a
. The first connection region
6
a
is connected to the integrated region
4
by a contact
12
, which extends through the first dielectric layer
5
; in addition, the first connection region
6
a
is connected to the third connection region
11
a
by an intermediate region or “island”
10
b
, which is formed in the second metal level
10
. The intermediate island
10
b
is connected to the first connection region
6
a
by a first plug
15
passing through the second dielectric layer
7
, and it is connected to the third connection region
11
a
by a second plug
16
passing through the third dielectric layer
9
.
The manufacture of the intermediate island
10
b
involves a certain bulk, since it is necessary to comply with rules regarding the width of the intermediate island (which is therefore wider than plugs
15
,
16
), and the minimum distance from the regions (connection regions
10
b
) formed on the same metal level. It is apparent that when different connections must be provided between connection and/or integrated regions belonging to non-adjacent levels, this results in a considerable spatial dimension. In addition, sometimes, the space required by the intermediate islands does not allow the device layout to be optimized. This is the case for example of non-volatile EPROM, EEPROM and flash-EEPROM memories, wherein it is required to connect all, or a large number, of polysilicon control gate regions on the first metal level (“word line strap”), and the drain regions on the same bit line on the second metal level to reduce the capacitive connection between the second metal level and the substrate, and thus the parasitic capacities.
SUMMARY OF THE INVENTION
An object of the invention is to provide a solution allowing a reduction in the space necessary for connecting two connection regions, or a connection region and an integrated region of the device, arranged on non-consecutive levels.
According to principles of the present invention, an integrated semiconductor device having a plurality of connections levels and a manufacturing method thereof are provided.
To help understanding of the present invention, preferred embodiments are now described, purely by way of non-limiting example, with reference to the attached drawings.
REFERENCES:
patent: 5328553 (1994-07-01), Poon
patent: 5710462 (1998-01-01), Mizushima
patent: 5717251 (1998-02-01), Hayashi et al.
patent: 5760429 (1998-06-01), Yano et al.
patent: 5773314 (1998-06-01), Jiang et al.
patent: 5834845 (1998-11-01), Stolmeijer
patent: 5854515 (1998-12-01), Bandyopadhyay et al.
patent: 5891799 (1999-04-01), Tsui
patent: 5990507 (1999-11-01), Mochizuki et al.
patent: 6130449 (2000-10-01), Matsuoka et al.
patent: 6150721 (2000-11-01), Bandyopadhyay et al.
patent: 6165839 (2000-12-01), Lee et al.
patent: 6165880 (2000-12-01), Yaung et al.
patent: 6239491 (2001-05-01), Pasch et al.
patent: 6448651 (2002-09-01), Kim
patent: 2754391 (1998-04-01), None
patent: WO97/11488 (1997-03-01), None
S. Wolf et al., Silicon Processing for the VLSI Era, VOL 1-Process Technology, pp 280-283.
Iannucci Robert
Jorgenson Lisa K.
Kang Donghee
Seed IP Law Group PLLC
STMicroelectronics S.r.l.
LandOfFree
Method of manufacturing an integrated semiconductor device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing an integrated semiconductor device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing an integrated semiconductor device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3279622