Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2005-02-01
2005-02-01
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S585000, C438S305000, C438S302000, C438S289000
Reexamination Certificate
active
06849532
ABSTRACT:
The present invention relates to a method of manufacturing a transistor in a semiconductor device. In order to increase an upper area of a gate electrode in which a silicide layer will be formed, an upper portion of the gate electrode consisting of the polysilicon layer is formed to be wider than a lower portion while maintaining the channel length. Therefore, a sheet resistance characteristic of the silicide layer and the uniformity of the sheet resistance can be improved to this improve an electrical characteristic of a device.
REFERENCES:
patent: 5180689 (1993-01-01), Liu et al.
patent: 5712501 (1998-01-01), Davis et al.
patent: 5766998 (1998-06-01), Tseng
patent: 6069387 (2000-05-01), Gardner
patent: 6077733 (2000-06-01), Chen et al.
patent: 6159781 (2000-12-01), Pan et al.
patent: 6326290 (2001-12-01), Chiu
patent: 6337262 (2002-01-01), Pradeep et al.
patent: 6355955 (2002-03-01), Gardner et al.
patent: 6423587 (2002-07-01), Chen
Hynix / Semiconductor Inc.
Piper Rudnick LLP
Trinh Michael
LandOfFree
Method of manufacturing a transistor in a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a transistor in a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a transistor in a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3502605