Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Patent
1997-12-17
1999-10-19
Bowers, Charles
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
438905, 438958, 438790, 438787, 438789, 438778, 438758, H01L 21316
Patent
active
059703830
ABSTRACT:
The uniformity of the thickness of a deposition layer, generated by a chemical vapor deposition (CVD) process, on a semiconductor wafer is enhanced by providing an undercoating on the deposition chamber. The undercoating is formed at a deposition rate significantly faster than the deposition rate of the material on the wafer. A thin precoat is typically formed over the undercoating. Another method of providing uniformity of thickness includes altering the temperature of the wafer or a series of wafers to alter the deposition rate. The alteration of the temperature of the wafer may include the use of a temperature ramp which increases or decreases the deposition temperature between two or more wafers in a series of wafers.
REFERENCES:
patent: 3862852 (1975-01-01), Kamins
patent: 4622120 (1986-11-01), Gillery
patent: 4859492 (1989-08-01), Rogers, Jr. et al.
patent: 4913652 (1990-04-01), Tanji et al.
patent: 4960488 (1990-10-01), Law et al.
patent: 5000113 (1991-03-01), Wang et al.
patent: 5041311 (1991-08-01), Tsukune et al.
patent: 5129958 (1992-07-01), Nagashima et al.
patent: 5158644 (1992-10-01), Cheung et al.
patent: 5207836 (1993-05-01), Chang
patent: 5352487 (1994-10-01), Klinedinst et al.
patent: 5510297 (1996-04-01), Telford et al.
patent: 5647953 (1997-07-01), Williams et al.
patent: 5712702 (1998-01-01), McGahay et al.
patent: 5728602 (1998-03-01), Bellows et al.
patent: 5728629 (1998-03-01), Mizuno et al.
Wolf Stanley, Silicon Processing for the VLSI Era, vol. 1, p. 170, 1990.
Advanced Micro Devices
Bowers Charles
Nguyen Thanh
LandOfFree
Method of manufacturing a semiconductor device with improved con does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device with improved con, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device with improved con will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2068808