Active solid-state devices (e.g. – transistors – solid-state diode – Responsive to non-electrical signal – Physical deformation
Reexamination Certificate
2006-09-19
2006-09-19
Le, Thao P. (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Responsive to non-electrical signal
Physical deformation
C257S418000, C257S420000
Reexamination Certificate
active
07109561
ABSTRACT:
The present invention relates to a method of manufacturing a semiconductor substrate including the back grind step, the dicing step, the pick up step, and the die bonding step of the wafer; and to a semiconductor substrate jig used in such method. The object of the present invention is to mitigate the effect and to prevent damage caused by the lack of strength in thinned semiconductor substrates. A jig with an outer frame21, and a rubber film22arranged within the outer frame21and having increasing and decreasing body size while deforming its shape by supplying air therein are provided. As the volume of the rubber film22increases, the wafer-fixing jig20deforms the rubber film and allows the tapes2and6arranged between the wafer1and the rubber film22A to be pushed toward the wafer1gradually from the center outward. The attachment step, the back grind step, the tape reapplication step, the pick up step and the die bonding step are conducted using such wafer-fixing jig.
REFERENCES:
patent: 4016829 (1977-04-01), Ito et al.
patent: 5238876 (1993-08-01), Takeuchi et al.
patent: 5458755 (1995-10-01), Fujiyama et al.
patent: 5631191 (1997-05-01), Durand et al.
patent: 5938512 (1999-08-01), Takei et al.
patent: 6037026 (2000-03-01), Iwamoto
patent: 6660557 (2003-12-01), Usami
patent: 6815259 (2004-11-01), Ninomiya et al.
patent: 1261568 (2000-08-01), None
patent: 1 107 299 (2001-06-01), None
patent: 11-307488 (1999-11-01), None
patent: 2000-357711 (2000-12-01), None
Hayasaka Noboru
Shimobeppu Yuzo
Shinjo Yoshiaki
Teshirogi Kazuo
Watanabe Mitsuhisa
Armstrong Kratz Quintos Hanson & Brooks, LLP
Fujitsu Limited
Le Thao P.
LandOfFree
Method of manufacturing a semiconductor device and a method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device and a method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device and a method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3607748