Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2007-12-11
2007-12-11
Sefer, A. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S328000, C257S329000, C257SE21599, C257SE29257
Reexamination Certificate
active
10817904
ABSTRACT:
A semiconductor device manufacturing method comprises forming a pn column so that the pn column is designed to have a strip form in the section of the substrate and have a repetitive pattern of a p-conduction type and an n-conduction type on the substrate surface over an area where plural semiconductor devices having the same structure are formed in a semiconductor substrate, forming residual constituent elements of the plural semiconductor devices having the same structure in areas where the repetitive patterns are located while the pn column serves as a part of the constituent element of each semiconductor device, and dicing the individual semiconductor devices into chips from the area where the plural semiconductor devices having the same structure are formed.
REFERENCES:
patent: 5216275 (1993-06-01), Chen
patent: 6040600 (2000-03-01), Uenishi et al.
patent: 6337498 (2002-01-01), Hasegawa et al.
patent: 6406982 (2002-06-01), Urakami et al.
patent: 6743703 (2004-06-01), Rodov et al.
patent: 6836001 (2004-12-01), Yamauchi et al.
patent: 2001/0016369 (2001-08-01), Zandman et al.
patent: 2001/0028083 (2001-10-01), Onishi et al.
patent: 2001/0032998 (2001-10-01), Iwamoto et al.
patent: 2002/0027237 (2002-03-01), Onishi et al.
patent: 2002/0088990 (2002-07-01), Iwamoto et al.
patent: 2003/0038342 (2003-02-01), Standing
patent: 2003/0219933 (2003-11-01), Yamauchi et al.
patent: 2004/0016959 (2004-01-01), Yamaguchi et al.
patent: 2004/0084724 (2004-05-01), Kapels et al.
patent: 2004/0235272 (2004-11-01), Howard et al.
patent: 2005/0006717 (2005-01-01), Yamaguchi et al.
patent: 2005/0045874 (2005-03-01), Xiao et al.
patent: 2005/0045996 (2005-03-01), Yamauchi et al.
patent: 2005/0077572 (2005-04-01), Yamauchi et al.
patent: 2005/0133859 (2005-06-01), Kuwahara et al.
patent: 2000-260984 (2000-09-01), None
patent: 2001-127289 (2001-05-01), None
patent: 2003-209123 (2003-07-01), None
Xing-Bi Chen et al., “Optimization of the Specific On-Resistance of the Coolmos™”, IEEE Transactions on Electron Devices, vol. 48 No. 2 Feb. 2001, pp. 344-348.
Second Office Action from Chinese Patent Office issued on Apr. 13, 2007 for the corresponding Chinese patent application No. 2004100472390 (a copy and English translation thereof).
First Office Action from Chinese Patent Office issued on Oct. 13, 2006 for the corresponding Chinese patent application No. 2004100472390 (a copy and English translation thereof).
Hattori Yoshiyuki
Nakashima Kyoko
Suzuki Mikimasa
DENSO CORPORATION
Posz Law Group , PLC
Sefer A.
LandOfFree
Method of manufacturing a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3842307