Method of manufacturing a semiconductor device

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S166000

Reexamination Certificate

active

07109074

ABSTRACT:
A technique of reducing fluctuation between elements is provided in which a semiconductor film having a crystal structure is obtained by using a metal element that accelerates crystallization of a semiconductor film and then the metal element remaining in the film is removed effectively. A barrier layer is formed on a semiconductor film having a crystal structure by plasma CVD from monosilane and nitrous oxide as material gas. In a step of forming a gettering site, a semiconductor film having an amorphous structure and containing a high concentration of noble gas element, specifically, 1×1020to 1×1021/cm3, is formed by plasma CVD. The film is typically an amorphous silicon film. Then gettering is conducted.

REFERENCES:
patent: 4643527 (1987-02-01), Magarino et al.
patent: 4646424 (1987-03-01), Parks et al.
patent: 4908330 (1990-03-01), Arai et al.
patent: 5248630 (1993-09-01), Serikawa et al.
patent: 5641380 (1997-06-01), Yamazaki et al.
patent: 5643826 (1997-07-01), Ohtani et al.
patent: 5736438 (1998-04-01), Nishimura et al.
patent: 5789284 (1998-08-01), Yamazaki et al.
patent: 5893730 (1999-04-01), Yamazaki et al.
patent: 5923962 (1999-07-01), Ohtani et al.
patent: 6013544 (2000-01-01), Makita et al.
patent: 6048758 (2000-04-01), Yamazaki et al.
patent: 6066518 (2000-05-01), Yamazaki
patent: 6071766 (2000-06-01), Yamazaki et al.
patent: 6083324 (2000-07-01), Henley et al.
patent: 6133075 (2000-10-01), Yamazaki et al.
patent: 6177302 (2001-01-01), Yamazaki et al.
patent: 6285042 (2001-09-01), Ohtani et al.
patent: 6303415 (2001-10-01), Yamazaki
patent: 6309966 (2001-10-01), Govindarajan et al.
patent: 6335541 (2002-01-01), Ohtani et al.
patent: 6426276 (2002-07-01), Ohnuma et al.
patent: 6429097 (2002-08-01), Voutsas et al.
patent: 6524896 (2003-02-01), Yamazaki et al.
patent: 6551907 (2003-04-01), Ohtani
patent: 6599818 (2003-07-01), Dairiki
patent: 6686262 (2004-02-01), Yamazaki et al.
patent: 6743700 (2004-06-01), Asami et al.
patent: 6991997 (2006-01-01), Takayama et al.
patent: 2001/0054430 (2001-12-01), Katagiri et al.
patent: 2002/0098628 (2002-07-01), Hamada et al.
patent: 2002/0102764 (2002-08-01), Yamazaki et al.
patent: 2002/0125480 (2002-09-01), Nakamura et al.
patent: 2002/0134981 (2002-09-01), Nakamura et al.
patent: 2002/0151120 (2002-10-01), Yamazaki et al.
patent: 2002/0155652 (2002-10-01), Yamazaki et al.
patent: 2002/0182785 (2002-12-01), Miyairi
patent: 2002/0197785 (2002-12-01), Yamazaki et al.
patent: 2004/0224486 (2004-11-01), Ichijo et al.
patent: 2005/0020037 (2005-01-01), Asami et al.
patent: 0 651 431 (1995-05-01), None
patent: 05-109737 (1993-04-01), None
patent: 7-183540 (1995-07-01), None
patent: 8-078329 (1996-03-01), None
patent: 09-134882 (1997-05-01), None
Naoharu Sugiyama,Strained Silicon Crystal on SiGe Substrate, Applied Physics, vol. 69, No. 11, Nov. 1, 2000, pp. 1315-1319.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of manufacturing a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3554983

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.