Method of manufacturing a semiconductor device

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having schottky gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438184, 438320, 438348, 438579, H01L 21283, H01L 21331, H01L 21338

Patent

active

057733341

ABSTRACT:
A semiconductor device is manufactured by a process comprising the steps of forming a cover film on a surface of a semiconductor substrate such that the cover film exposes a portion of the surface, covers a remaining portion thereof and has an edge along a boundary between the exposed portion and the covered portion, forming a first conductor film in a range from the cover film formed in the cover film forming step through the edge to the exposed surface portion of the semiconductor substrate, removing the first conductor film formed in the first conductor film forming step other than a portion formed along the edge such that the first conductor film is left along the edge, forming an insulating film on the opposite sides of the first conductor film left along the edge in the removing step such that a top edge of the left first conductor film is exposed, and forming a second conductor film on the surface of the insulating film formed in the insulating film forming step along the exposed top edge of the first conductor film. In this method, the gate electrode or the base electrode is formed by a side wall process. It is thus possible to reduce the electrode length/width and improve the response of the element.

REFERENCES:
patent: 4645563 (1987-02-01), Terada
patent: 4937204 (1990-06-01), Ishibashi et al.
patent: 5098853 (1992-03-01), Clark et al.
patent: 5112766 (1992-05-01), Fujii et al.
patent: 5124270 (1992-06-01), Morizuka
patent: 5187112 (1993-02-01), Kohno et al.
patent: 5288654 (1994-02-01), Kasai et al.
patent: 5389562 (1995-02-01), Mohammad
patent: 5432126 (1995-07-01), Oikawa
patent: 5538910 (1996-07-01), Oku
Metal-Semiconductor Field-Effect Transistors, Nobuo Shiga, et al., MWE'92 Microwave Workshop Digest, pp. 413-435.
A. 0.25 .mu.m Inner Sidewall-Assisted Super Self-Aligned Gate Heterojunction Fet Fabricated by All Dry-Etching Technology For Low Voltage Controlled LSIs, Masatoshi Tokushima et al., Technical Report of IEICE, ED92-114, MW92-117, ICD92-135, 1993, pp. 9-16.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of manufacturing a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1858470

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.