Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having schottky gate
Patent
1998-09-29
2000-07-11
Bowers, Charles
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having schottky gate
438167, H01L 21338, H01L 29812
Patent
active
060872071
ABSTRACT:
A method for forming a gate of a field effect transistor wherein a structure is provided having: a gallium arsenide substrate; an indium gallium arsenide channel layer over the substrate; a doped aluminum gallium arsenide barrier layer over the channel layer; a gallium arsenide protective layer disposed on the donor layer; an indium gallium phosphide etch stop layer disposed over the protective layer; and a gallium arsenide source and drain contact layer disposed over the etch stop layer. A mask is provided over the surface of the structure to expose a surface portion of the contact layer. The exposed surface portion of the contact layer is subjected to a first etch and etching through the contact layer to expose an underlying surface portion of the etch stop layer. The first etch etches the contact layer at a substantially greater etch rate than the etch rate of such etch to the etch stop layer. The exposed surface portion of the etch stop layer is then subjected to a second etch and etching through the etch stop layer to expose an underlying surface portion of the protective layer. The second etch etches the etch stop layer at a substantially greater etch rate than the etch rate of such second etch to the protective layer. A gate metal is deposited over the mask and through etched portions of the etch stop layer onto, and in Schottky contact with the exposed portion of the protective layer. The method allows the formation of a gate recess by selective wet etching thereby eliminating surface damage associated with a dry etch and ungated recess. Because of the wet etching selectivity measurement of the channel current is eliminated to determine the etching end point.
REFERENCES:
patent: 5212704 (1993-05-01), Chen et al.
patent: 5240869 (1993-08-01), Nakatani
patent: 5324682 (1994-06-01), Tserng
patent: 5352909 (1994-10-01), Hori
patent: 5362677 (1994-11-01), Sakamoto et al.
patent: 5364816 (1994-11-01), Boos et al.
patent: 5389574 (1995-02-01), Mizunuma
patent: 5445979 (1995-08-01), Hirano
patent: 5504353 (1996-04-01), Kuzuhara
patent: 5739558 (1998-04-01), Ishida et al.
patent: 5789767 (1998-08-01), Omura
patent: 5858824 (1999-06-01), Saitoh
patent: 5949095 (1999-09-01), Nagahara et al.
Bowers Charles
Pert Evan
Raytheon Company
LandOfFree
Method of making pseudomorphic high electron mobility transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making pseudomorphic high electron mobility transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making pseudomorphic high electron mobility transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-541643