Method of making low-leakage architecture for sub-0.18 .mu.m sal

Details Method of making low-leakage architecture for sub-0.18 .mu.m sal Method of making low-leakage architecture for sub-0.18 .mu.m sal

1999-07-16

2000-12-26

Fourson, George

Semiconductor device manufacturing: process

Formation of electrically isolated lateral semiconductive...

Grooved and refilled with deposited dielectric material

438424, H01L 21762

Patent

active

061658715

ABSTRACT:
A method for forming a stepped shallow trench isolation is described. A pad oxide layer is deposited on the surface of a semiconductor substrate. A first nitride layer is deposited overlying the pad oxide layer. The first nitride layer is etched through where it is not covered by a mask to provide an opening to the pad oxide layer. A first trench is etched through the pad oxide layer within the opening and into the semiconductor substrate. A second nitride layer is deposited overlying the first nitride layer and filling the first trench. Simultaneously, the second nitride layer is anisotropically etched to form nitride spacers on the sidewalls of the first trench and the semiconductor substrate is etched into where it is not covered by the spacers to form a second trench. Ions are implanted into the semiconductor substrate underlying the second trench. The first and second trenches are filled with an oxide layer. Thereafter, the first nitride and pad oxide layers are removed completing the formation of shallow trench isolation in the fabrication of an integrated circuit device. This nitride spacer STI architecture prevents STI corner oxide recess and enables borderless contact formation. This unique process reduces junction leakage and also reduces contact leakage.

REFERENCES:
patent: 5637529 (1997-06-01), Jang et al.
patent: 5731221 (1998-03-01), Kwon
patent: 5753562 (1998-05-01), Kim
patent: 5780325 (1998-07-01), Lee
patent: 5795811 (1998-08-01), Kim et al.
patent: 5834360 (1998-11-01), Tesauro et al.
patent: 5895253 (1999-04-01), Akram
patent: 6020030 (2000-02-01), Wu

Affiliated with

Also associated with

Rating

Method of making low-leakage architecture for sub-0.18 .mu.m sal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making low-leakage architecture for sub-0.18 .mu.m sal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making low-leakage architecture for sub-0.18 .mu.m sal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-994198