Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1999-02-12
1999-12-14
Quach, T. N.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438592, 438655, 438663, H01L 2128, H01L 21336
Patent
active
060017171
ABSTRACT:
A method for making low-resistance contacts between polycide layers for local interconnections is achieved. The method is particularly useful for making low contact resistance R.sub.c between the tungsten polycide layers for local interconnections on the periphery of the DRAM chip. A first polycide layer is patterned to form FET gate electrodes and portions of local interconnections. An interlevel dielectric layer is deposited over the patterned first polycide layer. Contact openings are etched in the dielectric layer to the surface of the substrate and to the first polycide layer. A second polycide layer is deposited and patterned to form bit lines in the memory cell areas of the DRAM, while concurrently forming local interconnections in the peripheral device areas. A high-temperature rapid thermal anneal (RTA) is carried out to substantially reduce the contact resistance in the contact openings over the first polycide layer in the peripheral areas. This RTA eliminates the need for overetching the first silicide in the contact holes, as commonly practiced in the prior art. The RTA of this invention with a traditional N.sub.2 anneal prior to the second polycide deposition results in a synergistic effect that further reduces the contact resistance R.sub.c.
REFERENCES:
patent: 5194404 (1993-03-01), Nagatomo
patent: 5510296 (1996-04-01), Yen et al.
patent: 5710078 (1998-01-01), Tseng
patent: 5710454 (1998-01-01), Wu
patent: 5728615 (1998-03-01), Cheng et al.
patent: 5744395 (1998-04-01), Shue et al.
patent: 5759882 (1998-06-01), Kao et al.
patent: 5795827 (1998-08-01), Liaw et al.
patent: 5899735 (1999-05-01), Tseng
patent: 5926728 (1999-07-01), Lee et al.
Ackerman Stephen B.
Quach T. N.
Saile George O.
Vanguard International Semiconductor Corporation
LandOfFree
Method of making local interconnections for dynamic random acces does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making local interconnections for dynamic random acces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making local interconnections for dynamic random acces will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-862914