Semiconductor device manufacturing: process – Making device or circuit responsive to nonelectrical signal – Physical stress responsive
Patent
1997-08-27
2000-02-15
Dutton, Brian
Semiconductor device manufacturing: process
Making device or circuit responsive to nonelectrical signal
Physical stress responsive
438525, 438565, H01L 2100, H01L 21425, H01L 2122, H01L 2138
Patent
active
060252081
ABSTRACT:
A method of forming electrical elements on the sidewalls of deformable micromechanical structures such as flexible, high aspect ratio beams. The micromechanical structure is made of a semiconductor material such as silicon. The method includes angled ion implantation at an angle nonnormal to the substrate surface. The angle ensures that ions are implanted into appropriately oriented sidewalls. Multiple ion implantations can be performed to form electrical elements into different sidewalls. Masking techniques can be used to restrict the locations where ions are implanted. Alternatively, several different types of ion diffusion can be used to expose the sidewall in selected regions. The present invention can form conductive pathways which are continuous between perpendicular surfaces. This enables electrical elements on vertical surfaces to communicate with electronics on horizontal surfaces, for example. The dopant ion concentration and ion species can be controlled to form many different electrical elements. Resist masking techniques can be used to mask sidewall areas not desired to have electrical elements. The present invention can form piezoresistors, conductive paths, resistors, diodes, and capacitor electrodes, for example, on desired areas of a micromechanical structure sidewall.
REFERENCES:
patent: 4047144 (1977-09-01), Wong
patent: 4532698 (1985-08-01), Fang et al.
patent: 4776924 (1988-10-01), Delapierre
patent: 5021355 (1991-06-01), Dhong et al.
patent: 5026437 (1991-06-01), Neukermans et al.
patent: 5198390 (1993-03-01), MacDonald et al.
patent: 5316979 (1994-05-01), MacDonald et al.
patent: 5334868 (1994-08-01), Wong
patent: 5391506 (1995-02-01), TAda et al.
patent: 5397904 (1995-03-01), Arney et al.
patent: 5420074 (1995-05-01), Ohshima
patent: 5444013 (1995-08-01), Akram et al.
patent: 5512498 (1996-04-01), Okamoto
Chui Benjamin W.
Kenny Thomas W.
Dutton Brian
The Board of Trustees of the Leland Stanford Junior University
LandOfFree
Method of making electrical elements on the sidewalls of microme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making electrical elements on the sidewalls of microme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making electrical elements on the sidewalls of microme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1905163