Semiconductor device manufacturing: process – Making device array and selectively interconnecting
Reexamination Certificate
2006-08-15
2006-08-15
Estrada, Michelle (Department: 2823)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
C438S129000, C257SE29026
Reexamination Certificate
active
07091066
ABSTRACT:
A method of making a circuitized substrate in which a commoning bar, used during the plating of the circuitry on the substrate and coupled to a second set of conductors which in turn are coupled to a first set of conductors, is terminated from the second set of conductors.
REFERENCES:
patent: 4865873 (1989-09-01), Cole, Jr. et al.
patent: 4877644 (1989-10-01), Wu et al.
patent: 5018164 (1991-05-01), Brewer et al.
patent: 5264108 (1993-11-01), Mayer et al.
patent: 5310624 (1994-05-01), Ehrlich
patent: 5843806 (1998-12-01), Tsai
patent: 5968847 (1999-10-01), Ye et al.
patent: 6488862 (2002-12-01), Ye et al.
Antesberger Timothy
Fuller, Jr. James W.
Konrad John J.
Krasniak Stephen
Kresge John
Endicott Interconnect Technologies, Inc.
Estrada Michelle
Fraley Lawrence R.
Hinman, Howard & Kattell LLP
LandOfFree
Method of making circuitized substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making circuitized substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making circuitized substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3703782