Method of making an integrated circuit interconnect

Details Method of making an integrated circuit interconnect Method of making an integrated circuit interconnect

1996-09-27

2002-05-21

Niebling, John F. (Department: 2812)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

Insulated gate formation

C438S620000, C438S652000, C438S658000, C438S659000, C438S660000, C438S661000, C438S927000

Reexamination Certificate

active

06391754

ABSTRACT:

BACKGROUND OF THE INVENTION
The invention relates. to semiconductor devices, and, more particularly, to integrated circuit interconnects and methods of fabrication.
Integrated circuits typically include field effect transistors with source/drains formed in a silicon substrate and insulated gates on the substrate together with multiple overlying metal (or polysilicon) interconnects formed in levels. An insulating layer lies between the gates/sources/drains and the interconnects formed from the first metal level (premetal dielectric) and also between successive metal levels (intermetal-level dielectric). Vertical vias in the insulating layers filled with metal (or polysilicon) provide connections between interconnects formed in adjacent metal levels and also between the gate/source/drain and the first metal level interconnects.
Typically the metal interconnects are made of aluminum due to its high conductivity and ease of fabrication. However, poor electromigration and stress voiding characteristics have driven the need to improve the reliability of aluminum interconnects. Alloying, dopant precipitation and intermetallic reaction layer formation affect electromigration, stress-migration robustness and mechanical properties of aluminum films. The simplest approach is to dope the aluminum with small amounts (0.5-4% by weight) of copper. Alloys with high copper content are difficult to etch and also have a tendency for whisker formation depending on the nature of the intermetallic precipitates that are formed. Excessive copper leads to etch residues and an increased tendency for metallic corrosion. These typically constrain the copper doping to below 2%.
Reliability of aluminum interconnects is improved by sandwiching the aluminum between other materials such as TiN and Ti. TiN reduces the tendency for hillock/void formation, serves as an anti-reflection coating to ease patterning, provides a current shunting path if voids are indeed formed, improves the texture of the aluminum, prevents stress migration at vias, and acts as a barrier to prevent interaction between the aluminum and other materials in the device structure. Titanium improves the texture of the aluminum and reacts with aluminum to form an intermetallic with improved electromigration characteristics. Preferred crystallographic orientation has long been recognized to playt an important role in interconnect reliability (i.e., thermal hillocks, grain collapse, stress voiding, and electromigration). A strong (111) texture improves electromigration lifetime. Deposition conditions and the presence of underlayers have the greatest influence on texture. As linewidths are scaled to below 0.5 &mgr;m, the percentage of Al surface area that is encapsulated with Ti and TiN gets smaller, and the effectiveness of this approach diminishes. For a 0.35 &mgr;m wide line, only the top and bottom surfaces can be protected with Ti/TiN layers, while the sides (0.6 &mgr;m tall) remain bare. Metal stacks are also harder to etch since a multiple step etch. with high selectivity to the underlayers is necessary.
Deposition conditions can also improve interconnect reliability. Higher deposition temperatures incrase grain size (electromigration performance is typically superior for larger grain sizes), but contact/via reliability can degrade. for high thermal budget processes. Thus there is a need for a method that provides complete Al encapsulation. One approach treats aluminum lines with a wet chemical bath of H
2
O
2
to oxidize the surfaces for passivation.
In general, addition of dopants (e.g., arsenic, antimony, metals, oxygen, nitrogen, and fluorine) into aluminum can modify electrical and mechanical properties. For example, arsenic improves elecrotromigration, and fluorine reduces stress-induced hillock formation.
SUMMARY OF THE INVENTION
The present invention provides doping of interconnect surface regions to encapsulate the interconnect and improve properties such as electromigration and corrosion resistance and also serves as a barrier. In particular, preferred embodiments include implants of dopants into the sidewalls of clad or unclad aluminum interconnects and dopant implants into sidewalls of trenches formed in dielectrics followed by diffusion into copper interconnects filling the trenches.


REFERENCES:
patent: 3682729 (1972-08-01), Gukelberger, Jr. et al.
patent: 3887994 (1975-06-01), Ku et al.
patent: 4161470 (1979-07-01), Calundann
patent: 4351918 (1982-09-01), Charbonneau et al.
patent: 4473682 (1984-09-01), Calundann et al.
patent: 4482394 (1984-11-01), Heinecke
patent: 4539386 (1985-09-01), Yoon
patent: 4626371 (1986-12-01), Ikenaga
patent: 4680584 (1987-07-01), Ho et al.
patent: 4720424 (1988-01-01), Eickman et al.
patent: 4742014 (1988-05-01), Hooper et al.
patent: 4746694 (1988-05-01), Charbonneau et al.
patent: 4920197 (1990-04-01), Hayashi et al.
patent: 4942138 (1990-07-01), Miki
patent: 4987099 (1991-01-01), Flanner
patent: 5047359 (1991-09-01), Nagatomo
patent: 5071518 (1991-12-01), Pan
patent: 5118636 (1992-06-01), Hosaka
patent: 5130274 (1992-07-01), Harper et al.
patent: 5156985 (1992-10-01), Yamada et al.
patent: 5158901 (1992-10-01), Kosa et al.
patent: 5236866 (1993-08-01), Yasue
patent: 5312774 (1994-05-01), Nakamura et al.
patent: 5391517 (1995-02-01), Gelatos et al.
patent: 5399527 (1995-03-01), Tabara
patent: 5409848 (1995-04-01), Han et al.
patent: 5426063 (1995-06-01), Kaneko et al.
patent: 5439835 (1995-08-01), Gonzalez
patent: 5459086 (1995-10-01), Yang
patent: 5488004 (1996-01-01), Yang
patent: 5595935 (1997-01-01), Chan et al.
patent: 5670420 (1997-09-01), Choi
patent: 2 165 692 (1986-04-01), None
patent: 63-36633 (1988-07-01), None
patent: 63210309 (1990-02-01), None

Affiliated with

Also associated with

Rating

Method of making an integrated circuit interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making an integrated circuit interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making an integrated circuit interconnect will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2861964