Method of making a semiconductor device that includes a dual...

Details Method of making a semiconductor device that includes a dual... Method of making a semiconductor device that includes a dual...

2002-06-18

2004-05-25

Pham, Long (Department: 2814)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

C438S622000, C438S636000, C438S637000, C438S638000, C257S759000

Reexamination Certificate

active

06740579

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a method for making semiconductor devices, particularly those that include a dual damascene interconnect.
BACKGROUND OF THE INVENTION
Dual damascene interconnects may enable reliable low cost production of high speed semiconductor devices that have gate lengths of 0.18 micron or less. A conventional process for making devices that include such an interconnect includes the following steps. A first barrier layer, e.g., one containing silicon nitride, is formed on a substrate to prevent copper from diffusing into a dielectric layer, which is subsequently deposited onto the barrier layer. A via and trench are then etched into the dielectric layer. A second barrier layer, e.g., a metal based layer, is formed to line the via and trench, followed by filling the via and trench with copper. This metal based barrier layer prevents copper from diffusing into the dielectric layer. After applying a chemical mechanical polishing (“CMP”) step to remove copper from the surface of the dielectric layer, the process is repeated with a diffusion barrier layer being deposited on the copper and the dielectric layer, followed by forming another dielectric layer on top of that barrier layer, and so on.
When certain low-k materials are used to form the dielectric layer, these conventional dual damascene processes may require a hard mask to be formed on the dielectric layer to protect it when the trench and via are formed. In addition, separate photoresist patterning and etching sequences are required to create the via and trench. Such extra process steps increase process complexity and cost.
Accordingly, there is a need for a less complicated and less expensive process for making a semiconductor device that includes a dual damascene interconnect. There is a need for such a process that forms such an interconnect within a low-k dielectric material. The present invention provides such a process.


REFERENCES:
patent: 5439780 (1995-08-01), Joshi et al.
patent: 5559367 (1996-09-01), Cohen et al.
patent: 5877075 (1999-03-01), Dai et al.
patent: 6281115 (2001-08-01), Chang et al.
patent: 6294315 (2001-09-01), Shin et al.
patent: 6319809 (2001-11-01), Chang et al.
patent: 6350675 (2002-02-01), Chooi et al.
patent: 6448655 (2002-09-01), Babich et al.
patent: 6458691 (2002-10-01), Subramanian et al.
patent: 6472231 (2002-10-01), Gabriel et al.
patent: 6472317 (2002-10-01), Wang et al.
patent: 6492263 (2002-12-01), Peng et al.
patent: 6495451 (2002-12-01), Hattori et al.
patent: 6514671 (2003-02-01), Parikh et al.
patent: 6514857 (2003-02-01), Naik et al.
patent: 6589711 (2003-07-01), Subramanian et al.
patent: 2001/0012689 (2001-08-01), Okoroanyanwu et al.
patent: 2002/0164544 (2002-11-01), Luckanc et al.
patent: 2002/0187627 (2002-12-01), Yuang
patent: 2003/0003765 (2003-01-01), Gibson et al.
patent: 2003/0134505 (2003-07-01), Dalton et al.
patent: 2003/0224593 (2003-12-01), Wong

Affiliated with

Also associated with

Rating

Method of making a semiconductor device that includes a dual... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a semiconductor device that includes a dual..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a semiconductor device that includes a dual... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3230521