Method of making a semiconductor device by forming a masking...

Details Method of making a semiconductor device by forming a masking... Method of making a semiconductor device by forming a masking...

2002-07-12

2004-06-01

Gurley, Lynne (Department: 2812)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

C438S638000, C438S640000, C438S666000, C438S668000, C438S701000, C438S713000, C438S736000, C438S737000, C438S738000, C438S947000

Reexamination Certificate

active

06743712

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a method for making semiconductor devices, particularly those that include fine feature structures.
BACKGROUND OF THE INVENTION
To enable semiconductor devices to continue to scale downward, a commercially viable technique for patterning fine feature structures that are less than 100 nm wide will be required. Current optical lithography techniques (e.g., those for defining vias and trenches when forming a device's interconnect) may not enable 100 nm features. Although 193 nm lithography may facilitate 120 nm patterns, variants of that technology that enable sub 100 nm features are not yet commercially available. Similarly, although the RELACS™ process may serve to reduce via and trench size, that process may not currently enable sub 100 nm structures. (RELACS™ is a trademark of the Mitsubishi Electronic Corporation. Materials for use in the RELACS™ process are available from the AZ Electronic Materials division of Clariant International, Ltd.) Likewise, reducing via size by applying a special chemical treatment to a previously patterned photoresist layer to shrink the photoresist opening, prior to etching the via, does not appear to offer an acceptable process for defining sub 100 nm features.
Other proposed methods for reaching 100 nm either require using sophisticated mask technology (e.g., phase-shift masks) or remain in the experimental stage (e.g., 157 nm optical lithography, EUV lithography, x-ray proximity lithography, and electron beam technology). Using advanced mask technology can significantly increase cost, and experimental methods are not yet practical for high volume manufacturing.
Accordingly, there is a need for a process for patterning fine feature structures, when making semiconductor devices. There is a need for such a process that enables sub
100
nm patterns to be formed using conventional lithography materials, tools and procedures. The present invention provides such a process.


REFERENCES:
patent: 5913148 (1999-06-01), Hills
patent: 6191028 (2001-02-01), Huang et al.
patent: 6387798 (2002-05-01), Loke et al.
patent: 6503829 (2003-01-01), Kim et al.
patent: 6518174 (2003-02-01), Annapragada et al.

Affiliated with

Also associated with

Rating

Method of making a semiconductor device by forming a masking... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a semiconductor device by forming a masking..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a semiconductor device by forming a masking... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3356098