Method of making a diode read/write memory cell in a...

Details Method of making a diode read/write memory cell in a... Method of making a diode read/write memory cell in a...

2007-03-30

2009-11-17

Richards, N Drew (Department: 2895)

Semiconductor device manufacturing: process

Making device array and selectively interconnecting

Using structure alterable to conductive state

C438S128000, C438S130000, C438S328000, C438S467000, C365S105000, C257SE27020, C257S296000

Reexamination Certificate

active

07618850

ABSTRACT:
A method of making a nonvolatile memory device includes fabricating a diode in a low resistivity, programmed state without an electrical programming step. The memory device includes at least one memory cell. The memory cell is constituted by the diode and electrically conductive electrodes contacting the diode.

REFERENCES:
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 4665428 (1987-05-01), Hockley et al.
patent: 5166760 (1992-11-01), Mori et al.
patent: 5432729 (1995-07-01), Carson et al.
patent: 5559732 (1996-09-01), Birge
patent: 5693556 (1997-12-01), Cleeves
patent: 5745407 (1998-04-01), Levy et al.
patent: 5751012 (1998-05-01), Wolstenholme et al.
patent: 5835396 (1998-11-01), Zhang
patent: 5915167 (1999-06-01), Leedy
patent: 5962911 (1999-10-01), Manley
patent: 5991193 (1999-11-01), Gallagher et al.
patent: 6014330 (2000-01-01), Endoh et al.
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6111784 (2000-08-01), Nishimura et al.
patent: 6187617 (2001-02-01), Gauthier et al.
patent: 6236587 (2001-05-01), Gudesen et al.
patent: 6306718 (2001-10-01), Singh et al.
patent: 6420215 (2002-07-01), Knall et al.
patent: 6483736 (2002-11-01), Johnson et al.
patent: 6486065 (2002-11-01), Vyvoda et al.
patent: 6525953 (2003-02-01), Johnson
patent: 6541312 (2003-04-01), Cleeves et al.
patent: 6567301 (2003-05-01), Anthony et al.
patent: 6584029 (2003-06-01), Tran et al.
patent: 6677220 (2004-01-01), Van Brocklin et al.
patent: 6693823 (2004-02-01), Brown
patent: 6735111 (2004-05-01), Nejad
patent: 6777773 (2004-08-01), Knall
patent: 6834008 (2004-12-01), Rinerson et al.
patent: 6847544 (2005-01-01), Smith et al.
patent: 6873543 (2005-03-01), Smith et al.
patent: 6879508 (2005-04-01), Tran
patent: 6881994 (2005-04-01), Lee et al.
patent: 6916740 (2005-07-01), Kamins
patent: 6946719 (2005-09-01), Petti et al.
patent: 6951780 (2005-10-01), Herner
patent: 6952030 (2005-10-01), Herner et al.
patent: 6952043 (2005-10-01), Vyvoda et al.
patent: 6965137 (2005-11-01), Kinney et al.
patent: 6999366 (2006-02-01), Perner et al.
patent: 7038248 (2006-05-01), Lee
patent: 7071008 (2006-07-01), Rinerson et al.
patent: 7126855 (2006-10-01), Honda et al.
patent: 7176064 (2007-02-01), Herner
patent: 7180815 (2007-02-01), Fujiu et al.
patent: 7224013 (2007-05-01), Herner et al.
patent: 7283403 (2007-10-01), Johnson
patent: 2004/0016991 (2004-01-01), Johnson et al.
patent: 2004/0159867 (2004-08-01), Kinney et al.
patent: 2004/0160818 (2004-08-01), Rinerson
patent: 2004/0161888 (2004-08-01), Rinerson
patent: 2004/0222467 (2004-11-01), Yamazaki et al.
patent: 2004/0228159 (2004-11-01), Kostylev et al.
patent: 2004/0232509 (2004-11-01), Vyvoda et al.
patent: 2005/0052915 (2005-03-01), Herner et al.
patent: 2005/0063220 (2005-03-01), Johnson
patent: 2005/0098800 (2005-05-01), Herner et al.
patent: 2005/0121742 (2005-06-01), Petti et al.
patent: 2005/0121743 (2005-06-01), Herner
patent: 2006/0250836 (2006-11-01), Herner et al.
patent: 2006/0250837 (2006-11-01), Herner et al.
patent: 2007/0069276 (2007-03-01), Scheuerlein et al.
patent: 2007/0072360 (2007-03-01), Kumar et al.
patent: 2007/0164388 (2007-07-01), Kumar et al.
patent: 1 450 373 (2004-08-01), None
patent: 588352 (2004-05-01), None
patent: I 225716 (2004-12-01), None
patent: WO 2004/055827 (2004-07-01), None
U.S. Appl. No. 10/815,312, filed Apr. 1, 2004, Chen.
U.S. Appl. No. 10/095,962, filed Mar. 13, 2002, Herner et al.
U.S. Appl. No. 10/185,507, filed Jun. 27, 2002, Vyvoda et al.
U.S. Appl. No. 10/440,882, filed May 19, 2003, Vyvoda et al.
U.S. Appl. No. 10/728,436, filed Dec. 5, 2003, Chen.
U.S. Appl. No. 10/728,451, filed Dec. 5, 2003, Cleeves et al.
U.S. Appl. No. 10/883,417, filed Jun. 30, 2004, Raghuram et al.
U.S. Appl. No. 10/954,510, filed Sep. 29, 2004, Herner.
U.S. Appl. No. 11/148,530, filed Jun. 8, 2006, Herner et al.
U.S. Appl. No. 11/395,995, filed Mar. 31, 2006, Herner et al.
U.S. Appl. No. 11/444,936, May 31, 2006, Radigan et al.
Babcock, J. A. et al., “Polysilicon Resistor Trimming for Packaged Integrated Circuits”, IEDM 93, 1993, pp. 247-250.
Chiang, Steve et al., “Antifuse Structure Comparison for Field Programmable Gate Arrays”, IEDM 92-611, Apr. 1992, pp. 24.6.1-24.6.4.
Feldbaumer, D. W. et al., “Theory and Application of Polysilicon Resistor Trimming”, Solid-State Electronics, vol. 38, No. 11, 1995, pp. 1861-1869.
Hamdy, Esmat et al., “Dielectric Based Antifuse for Logic and Memory ICs”, IEDM 88, 1998, pp. 786-789.
Hatalis, Miltiadis K., et al., “Large grain polycrystalline silicon by low-temperature annealing of low-pressure chemical vapor deposited amorphous silicon films”, J. Appl. Phys., vol. 63, No. 7, Apr. 1988, pp. 2260-2266.
Herner, S. B. et al., “Polycrystalline silicon/CoSi2 Schottky diode with integrated SiO2 antifuse: a nonvolatile memory cell”, Applied Physics Letters, vol. 82, No. 23, Jun. 2003, pp. 4163-4165.
Holloway, Karen et al., “Amorphous Ti-Si alloy formed by interdiffusion of amorphous Si and crystalline Ti multilayers”, J. Appl. Phys., vol. 61, No. 4, Feb. 1987, pp. 1359-1364.
Kim, Tae-Kyun et al., “Oxidation behavior of a patterned TiSi2/polysilicon stack”, J. Vac. Sci. Technol. B., vol. 19, No. 2, Mar./Apr. 2001, pp. 366-371.
Konakova, R. V. et al., “Ohmic Contacts for Microwave Diodes”, Proc. 22ndInternational Conference on Microelectronics (MIEL 2000), vol. 2, NIS Serbia, May 14-17, 2000, Jan. 1999, pp. 477-480.
Mahan, J.E. et al., “Threshold and Memory Switching in Polycrystalline Silicon”, Applied Physics Letter, vol. 41, No. 5, Sep. 1982, pp. 479-481.
Malhotra, Vinod et al., “An Electrothermal Model of Memory Switching in Vertical Polycrystalline Silicon Structures”, IEEE Transactions of Electron Devices, vol. 35, No. 9, Sep. 1988, pp. 1514-1523.
Shih, Chih-Ching et al., “Characterization and Modeling of a Highly Reliable Metal-to-Metal Antifuse for High-Performance and High-Density Field-Programmable Gate Arrays”, 1997 IEEE, Sep. 1997, pp. 25-33.
Tang, Qiang et al., “Twinning in TiSi2-island catalyzed Si nanowires grown by gas-source molecular-beam epitaxy”, Applied Physics Letters, vol. 81, No. 13, Sep. 2002, pp. 2451-2453.
Tung, R. T., “Oxide mediated epitaxy of CoSi2 on silicon”, Appl. Phys. Lett., vol. 68, No. 24, Jun. 1996, pp. 3461-3463.
Wang, Shoue-Jen et al., “High-Performance Metal/Silicide Antifuse”, IEEE Electron Device Letters, vol. 13, No. 9, Sep. 1992, pp. 471-472.
Alavi et al., “A PROM Element Based on Salicide Agglomeration of Poly Fuses in a CMOS Logic Process,” IDEM 97, 1997, 855-858.
Anemiya et al., “Electrical Trimming of Heavily Doped Polycrystalline Silicon Resistors,” IEEE Transactions Electron Devices, vol. ED-26, No. 11, Nov. 1979, 1738-1742.
Babcock et al., “Precision Electrical Trimming of Very Low TCR Poly-Sige Resistors,” IEEE Service Center, New York, NY, vol. 21, No. 6, Jun. 2000, pp. 283-285, XP000951962 ISSN: 0741-3106, abstract Figs. 2,4.
Das et al., “A Large-Bias Conduction Model of Polycrystalline Silicon Films,” IEEE Transactions on Electron Devices, vol. 41, No. 4, Apr. 1994, 524-532.
Das et al., “Electrical Trimmjing of Ion-Beam-Sputtered Polysilicon Resistors by High Current Pulses,” IEEE Transaction on Electron Devices, vol. 41, No. 8, Aug. 1994, 1429-1434.
Feldbaumer et al., “Theory and Application of Polysilicon Resistor Trimming,” Solid-State Electronics, vol. 38, No. 11, Jan. 1995, 1861-1869.
Feldbaumer, D.W., “Pulse Current Trimming of Polysilicon Resistors,” IEEE Transactions on Electron Devices, vol. 42, No. 4, Apr. 1995, 689-696.
Kato et al., “A Monolithic 14 Bit D/A Converter Fabricated with a New Trimming Technique (DOT),” IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, Oct. 1984, 802-804-806.
Kato et al., “A Physical Mechanism of Current-Induced Resistance Decrease in Heavily Doped Polysilicon Resistor

Affiliated with

Also associated with

Rating

Method of making a diode read/write memory cell in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a diode read/write memory cell in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a diode read/write memory cell in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4144327