Fishing – trapping – and vermin destroying
Patent
1996-06-06
1998-06-16
Bowers, Jr., Charles L.
Fishing, trapping, and vermin destroying
437190, 437194, 437241, 437DIG978, 1566461, 1566431, H01L 2144
Patent
active
057669740
ABSTRACT:
Integrated circuit fabrication with a thin layer of oxynitride atop the interlevel dielectric, to provide an etch stop to withstand the overetch of the metal layer.
REFERENCES:
patent: 4367119 (1983-01-01), Logan et al.
patent: 4412885 (1983-11-01), Wang et al.
patent: 4444618 (1984-04-01), Saia et al.
patent: 4505782 (1985-03-01), Jacob et al.
patent: 5169801 (1992-12-01), Sato
patent: 5207868 (1993-05-01), Shinohara
patent: 5270254 (1993-12-01), Chen et al.
patent: 5288665 (1994-02-01), Nulman
patent: 5346582 (1994-09-01), Yachi
patent: 5354418 (1994-10-01), Kumihashi et al.
patent: 5369053 (1994-11-01), Fang
patent: 5411631 (1995-05-01), Hori et al.
patent: 5444022 (1995-08-01), Gardner
patent: 5534462 (1996-07-01), Fiordalice et al.
patent: 5612254 (1997-03-01), Mu et al.
"Self-aligned double-layer insulator process," IBM Technical Disclolsure Bulletin, vol. 32, No. 10A (1990) p. 221.
"Improved Stud Formation using a sacrificlal BN film" IBM Technical Disclosure Bulletin, vol. 36, No. 03 (1993) p. 3.
Choe et al., "Production RIE-II, Selective Aluminom Alloy Etching", Solid State Technology; Mar. 1985, pp. 165-171.
Wolf et al., vol. I, Silicon Processing for the VLSI Era, Lattice Press, 1986, p. 195.
Wolf et al., vol. II, Silicon Processing for the VLSI Era, Lattice Press, 1990 pp. 51-54, 194-199, 273-275, 332-333.
Humphrey, "Use of Oxidized Silicon Nitride As An Etch Stop For Plasma Etching", IBM Tech. Discl. Bulletin, vol. 23, No. 4, Sep. 1980.
Heslop et al., "The Etching of Aluminum and Polysilicon in Chlorinated Plasmas", IEEE Conference, London UK, Mar. 2, 1982, pp. 2/1-2 of 28(Colloquium on Dry Etching Related to Silicon).
Ricco Bruno
Sardella John C.
Bachand Richard A.
Bowers Jr. Charles L.
Galanthay Theodore E.
Gurley Lynne A.
Jorgenson Lisa K.
LandOfFree
Method of making a dielectric structure for facilitating overetc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a dielectric structure for facilitating overetc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a dielectric structure for facilitating overetc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1725196