Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-04-22
2008-04-22
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07363609
ABSTRACT:
The circuit library available for logic synthesis is limited to a single dynamic circuit block or logic synthesis block. The circuit design method includes first defining the logic synthesis block (16) and then performing logic synthesis (17) for a predetermined logical operation to be implemented. The logic synthesis step constrained to the single logic synthesis block produces an intermediate circuit design (29) which necessarily comprises a series of dynamic circuit blocks, each associated with a single reset signal. Once the intermediate circuit (29) is produced, the circuit design method includes eliminating unnecessary devices (46) from the intermediate circuit (29) to produce a final logic circuit, and then sizing the devices (48) in the final circuit to complete the design.
REFERENCES:
patent: 5293631 (1994-03-01), Rau et al.
patent: 5596743 (1997-01-01), Bhat et al.
patent: 6018621 (2000-01-01), Puri et al.
patent: 6275071 (2001-08-01), Ye et al.
patent: 6308313 (2001-10-01), Lakshminarayana et al.
patent: 6333656 (2001-12-01), Schober
patent: 6360356 (2002-03-01), Eng
patent: 6367065 (2002-04-01), Leight et al.
patent: 6442747 (2002-08-01), Schzukin
patent: 6460166 (2002-10-01), Reddy et al.
patent: 6460172 (2002-10-01), Insenser Farre et al.
patent: 6470486 (2002-10-01), Knapp
patent: 6543036 (2003-04-01), Iyer et al.
patent: 6546541 (2003-04-01), Petranovic et al.
patent: 6624665 (2003-09-01), Kim et al.
patent: 6637018 (2003-10-01), Demler
patent: 6651234 (2003-11-01), Gupta et al.
patent: 6721926 (2004-04-01), Wang et al.
patent: 6766506 (2004-07-01), Ratzlaff et al.
patent: 2004/0083435 (2004-04-01), Gunderson et al.
Yee et al., “Dynamic Logic Synthesis,” IEEE. Jan. 1997, pp. 345-348.
Puri et al. “Logic Optimization by Output Phase Assignment in Dynamic Logic Synthesis” IEEE 1996, pp. 2-8.
Dhong Sang Hoo
Hofstee Harm Peter
Posluszny Stephen Douglas
Silberman Joel Abraham
Takahashi Osamu
Chiang Jack
Culbertson Russell D.
International Business Machines - Corporation
Salys Casimer K.
Tat Binh
LandOfFree
Method of logic circuit synthesis and design using a dynamic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of logic circuit synthesis and design using a dynamic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of logic circuit synthesis and design using a dynamic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2788766