Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1997-10-08
2000-06-27
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 13, 716 7, G06F 1750
Patent
active
060802065
ABSTRACT:
To implement a method of laying out interconnections, which is capable of reducing a skew value of a predetermined signal and a delay in predetermined signal to the utmost, a region intended for a wiring layout employed in a CAD system is divided into a plurality of subregions and wiring regions dedicated to the predetermined signal in the respective subregions are set. The number of driver's stages in the respective subregions is set and the region is enlarged with the adjacent subregions identical in number of driver's stages as virtual subregions. Thus, the layout of wiring between the subregions is set.
REFERENCES:
patent: 5513124 (1996-04-01), Trimberger et al.
patent: 5557779 (1996-09-01), Minami
patent: 5648911 (1997-07-01), Grodstein et al.
patent: 5648913 (1997-07-01), Bennett et al.
patent: 5715408 (1998-02-01), Chidhambarakirshnan
patent: 5838581 (1998-11-01), Kuroda
patent: 5880971 (1999-03-01), Dangelo et al.
patent: 5917729 (1999-06-01), Naganuma et al.
patent: 6006023 (1999-12-01), Higashida
Tanizawa and Kawahara "Clock Driven DEsign Method (CDDM) for Deep Sub-Micron ASICs," Proceedings of the Eigth Annual IEEE Internatinal ASIC Conference and Exhibit, Sep. 18-22, 1995, p. 241-244, Sep. 1995.
El-Amawy and Maheshwar "Synchronous Clocking Schemes for Large VLSI Systems," 1993 Conference Record of the 27th Asilomar Conference on Signals, Systems and Computers, Nov. 1993.
Ahrens et al. "An FPGA Family Optimized for High Densities and Reduced Routing Delay," Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, May 1990.
Wang and Chen "A Simultaneous Placement and Global Routing Algorithm for an FPGA with Hierarchical Interconnection Structure," ISCAS '96., Connecting the World., 1996 IEEE International Symposium on Circuits and Systems, May 1996.
Saigo et al. "Clock Skew Reduction Approach for Standard Cell," Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, May 1990.
Dai et al. "Cost-Driven Layout for Thin-Film MCMs," MCM-93, Proceedings., 1993 IEEE Multi-Chip Module Conference, Mar. 1993.
Hojati "Layout Optimization by Pattern Modification," Proceedings., 27th ACM/IEEE Design Automation Conference, 1990, Jun. 1990.
Mowchenko and Yang "Optimizing Wiring Space In Slicing Floorplans," Proceedings.,Fifth Great Lakes Symposium on VLSI, 1995, Mar. 1995.
Arai Kenji
Tadokoro Hirofumi
Kik Phallaka
Lintz Paul R.
OKI Electric Industry Co., Ltd.
LandOfFree
Method of laying out interconnections does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of laying out interconnections, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of laying out interconnections will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1780793