Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-04-14
2000-05-09
Thai, Xuan M.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710129, 710131, 711146, 711154, G06F 1338, G06F 1200
Patent
active
060617551
ABSTRACT:
Cache and architectural functions within a cache controller are layered so that architectural operations may be symmetrically treated regardless of whether initiated by a local processor or by a horizontal processor. The same cache controller logic which handles architectural operations initiated by a horizontal device also handles architectural operations initiated by a local processor. Architectural operations initiated by a local processor are passed to the system bus and self-snooped by the controller. If necessary, the architectural controller changes the operation protocol to conform to the system bus architecture.
REFERENCES:
patent: 4128890 (1978-12-01), Irwin et al.
patent: 4215399 (1980-07-01), Pavicic et al.
patent: 4346436 (1982-08-01), Wise
patent: 4575792 (1986-03-01), Keeley
patent: 4785393 (1988-11-01), Chu et al.
patent: 4901230 (1990-02-01), Chen et al.
patent: 4926363 (1990-05-01), Nix
patent: 5025366 (1991-06-01), Baror
patent: 5136691 (1992-08-01), Baror
patent: 5175829 (1992-12-01), Stumpf et al.
patent: 5197128 (1993-03-01), Campbell et al.
patent: 5235688 (1993-08-01), Taniguchi et al.
patent: 5276852 (1994-01-01), Callander et al.
patent: 5276902 (1994-01-01), Nakatani et al.
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5353415 (1994-10-01), Wolford et al.
patent: 5361373 (1994-11-01), Gilson
patent: 5369753 (1994-11-01), Tipley
patent: 5408229 (1995-04-01), Yabusaki et al.
patent: 5408627 (1995-04-01), Stirk et al.
patent: 5418916 (1995-05-01), Hall et al.
patent: 5434993 (1995-07-01), Liencres et al.
patent: 5463753 (1995-10-01), Fry et al.
patent: 5465334 (1995-11-01), Sato
patent: 5485590 (1996-01-01), Hyatt et al.
patent: 5524233 (1996-06-01), Milburn et al.
patent: 5535360 (1996-07-01), Cassetti
patent: 5537572 (1996-07-01), Michelsen et al.
patent: 5544345 (1996-08-01), Carpenter et al.
patent: 5553263 (1996-09-01), Kalish et al.
patent: 5557769 (1996-09-01), Bailey et al.
patent: 5584013 (1996-12-01), Cheong et al.
patent: 5598550 (1997-01-01), Shen et al.
patent: 5613153 (1997-03-01), Arimilli et al.
patent: 5623632 (1997-04-01), Liu et al.
patent: 5625829 (1997-04-01), Gephardt et al.
patent: 5644753 (1997-07-01), Ebrahim et al.
patent: 5659715 (1997-08-01), Wu et al.
patent: 5668972 (1997-09-01), Liu et al.
patent: 5671355 (1997-09-01), Collins
patent: 5710905 (1998-01-01), Wan
patent: 5732408 (1998-03-01), Takahashi
patent: 5734387 (1998-03-01), Patrick et al.
patent: 5745058 (1998-04-01), Auerbach et al.
patent: 5745762 (1998-04-01), Celi, Jr. et al.
patent: 5748985 (1998-05-01), Kanai
patent: 5751975 (1998-05-01), Gillespie et al.
patent: 5751983 (1998-05-01), Abramson et al.
patent: 5752047 (1998-05-01), Darty et al.
patent: 5761524 (1998-06-01), Peterson et al.
patent: 5761725 (1998-06-01), Zeller et al.
patent: 5774683 (1998-06-01), Gulik
Arimilli Ravi Kumar
Dodson John Steven
Lewis Jerry Don
Williams Derek Edward
Dillon Andrew J.
Henkler Richard A.
International Business Machines - Corporation
Thai Xuan M.
Venglarik Daniel E.
LandOfFree
Method of layering cache and architectural specific functions to does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of layering cache and architectural specific functions to, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of layering cache and architectural specific functions to will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1075307