Method of layering cache and architectural specific functions fo

Details Method of layering cache and architectural specific functions fo Method of layering cache and architectural specific functions fo

1997-04-14

1999-11-02

Ray, Gopal C.

Electrical computers and digital data processing systems: input/

Intrasystem connection

712 1, 711118, 36414003, G06F 1300, G06F 1208, G06F 1710

Patent

active

059788712

ABSTRACT:
Cache and architectural specific functions within a cache controller are layered to permit complex operations to be split into equivalent simple operations. Architectural variants of basic operations may thus be devolved into distinct cache and architectural operations and handled separately. The logic supporting the complex operations may thus be simplified and run faster.

REFERENCES:
patent: 4128890 (1978-12-01), Irwin et al.
patent: 4215399 (1980-07-01), Pavicic et al.
patent: 4785393 (1988-11-01), Chu et al.
patent: 5361373 (1994-11-01), Gilson
patent: 5734387 (1998-03-01), Patrick et al.
patent: 5745762 (1998-04-01), Celi, Jr. et al.

Affiliated with

Also associated with

Rating

Method of layering cache and architectural specific functions fo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of layering cache and architectural specific functions fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of layering cache and architectural specific functions fo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2150580