Method of invoking a low power mode in a computer system...

Electrical computers and digital processing systems: support – Computer power control – Power conservation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

06343363

ABSTRACT:

BACKGROUND OF THE INVENTION
Increasingly, electronic circuit manufacturers need to reduce the power consumption of their boards. The conservation of power is particularly important in portable electronic devices, such as laptop or notebook computers, where the product is specifically designed for use in situations where power outlets are not available. Since laptop and notebook computers must operate using internal batteries or rechargeable battery packs for extended periods of time, the conservation of battery power becomes a primary concern.
In a laptop or notebook computer, the largest consumer of power is the display. The proportion of power consumed by the display will vary depending on the technology used. Thus, laptop and notebook computer manufacturers have disabled the power to the display during periods of inactivity. Decoupling the display from the power supply can be accomplished with fairly simple circuitry.
The next largest consumer of power on a laptop or notebook computer is the CPU motherboard microprocessor. Heretofore, computer manufacturers have used one or two techniques for reducing power consumption of the microprocessor during periods of inactivity. One technique reduces the speed of the system clock to a fraction of the normal operating frequency during periods of inactivity. Since the power consumption of the microprocessor is proportional to the frequency, reducing the frequency of the system clock also reduces the power consumption of the microprocessor. In an Intel 80386DX microprocessor (manufactured by Intel Corporation of Santa Clara, Calif.), reducing the operating frequency from 33 MHz to 4 MHz reduces the typical operating current of the microprocessor from 400 to approximately 100 milliamps. Nevertheless, an operating current of 100 milliamps still poses a large power drain on the battery.
A second technique for reducing power turns off the system clock during periods of inactivity. Turning off the system clock affects all circuitry on the motherboard. Consequently, the circuitry which disables the system clock must also save all pertinent information in the microprocessor and associated board logic and restore the data upon resumption of activity such that the state of the computer after resumption of the system clock will be identical to the state of the computer prior to disabling the system clock. As a result, this technique for consuming power is both costly because of the complicated circuitry and slow because of the need to store and restore the state of the computer.
Therefore, a need has arisen in the industry to provide a method and apparatus for conserving power in an electronic device which significantly reduces the power drain of the microprocessor without the need for complicated external circuitry.
SUMMARY OF THE INVENTION
In accordance with the present invention, a method and apparatus is provided which provides significant advantages in reducing the power consumption of a microprocessor.
In the present invention, a processing unit includes a plurality of subcircuits and circuitry for generating a clock signal thereto. Circuitry is provided for detecting the assertion of a control signal; responsive to the control signal, disabling circuitry disables the clock signal to one or more of the subcircuits.
The present invention provides significant advantages over the prior art. A significant reduction in the power consumed by a computer may be effected by disabling the clock to the microprocessor circuitry. The present invention allows the disabling and enabling of the microprocessor clock signals to be controlled by a single control signal. Further, an acknowledge signal may be provided to notify external circuitry of the suspended state of the microprocessor.


REFERENCES:
patent: 4204249 (1980-05-01), Dye et al.
patent: 4267577 (1981-05-01), Hashimoto et al.
patent: 4293927 (1981-10-01), Hoshii
patent: 4312035 (1982-01-01), Greene
patent: 4316247 (1982-02-01), Iwamoto
patent: 4317180 (1982-02-01), Lies
patent: 4317181 (1982-02-01), Teza et al.
patent: 4409665 (1983-10-01), Tubbs
patent: 4417320 (1983-11-01), Ei
patent: 4573117 (1986-02-01), Boney
patent: 4590553 (1986-05-01), Noda
patent: 4615005 (1986-09-01), Maejima et al.
patent: 4748559 (1988-05-01), Smith et al.
patent: 4758945 (1988-07-01), Remedi
patent: 4766567 (1988-08-01), Kato
patent: 4780843 (1988-10-01), Tietjen
patent: 4796235 (1989-01-01), Sparks et al.
patent: 4825407 (1989-04-01), Loessel et al.
patent: 4841440 (1989-06-01), Yonezu et al.
patent: 4851987 (1989-07-01), Day
patent: 4893271 (1990-01-01), Davis et al.
patent: 4907150 (1990-03-01), Arroyo et al.
patent: 5021983 (1991-06-01), Nguyen et al.
patent: 5025387 (1991-06-01), Frane
patent: 5036493 (1991-07-01), Nielsen
patent: 5070450 (1991-12-01), Holman, Jr., et al.
patent: 5083266 (1992-01-01), Watanabe
patent: 5086387 (1992-02-01), Arroyo et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5175853 (1992-12-01), Kardach et al.
patent: 5203003 (1993-04-01), Donner
patent: 5237699 (1993-08-01), Little et al.
patent: 5361392 (1994-11-01), Fourcroy et al.
patent: 5369771 (1994-11-01), Gettel
patent: 5390350 (1995-02-01), Chung et al.
patent: 5392441 (1995-02-01), Brasher et al.
patent: 5404546 (1995-04-01), Stewart
patent: 5410711 (1995-04-01), Stewart
patent: 5432946 (1995-07-01), Allard et al.
patent: 5630107 (1997-05-01), Carmean et al.
patent: 5630143 (1997-05-01), Maher et al.
patent: 5657483 (1997-08-01), Kardach et al.
patent: 6088807 (2000-07-01), Maher et al.
patent: 0368144 (1990-05-01), None
patent: 2127999 (1986-04-01), None
Design and Electronik, “186-Processors with Low Current Drain Modules,” vol. 23, Nov. 5, 1991, p. 8.
European Search Report dated Jul. 28, 1993, for E/93302399.
Intel, “Intel 82347 Power Management PC Peripheral,”, Oct. 1990, pp. 1-55-1-80.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of invoking a low power mode in a computer system... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of invoking a low power mode in a computer system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of invoking a low power mode in a computer system... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2868769

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.