Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2007-11-06
2007-11-06
Barnie, Rexford (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S037000, C326S041000, C326S047000, C326S101000
Reexamination Certificate
active
11120067
ABSTRACT:
A method for interconnecting sub-functions of metal-mask programmable functions that includes the steps of (A) forming a base layer of a platform application specific integrated circuit (ASIC) comprising a plurality of pre-diffused regions disposed around a periphery of the platform ASIC, (B) forming two or more sub-functions of a function with a metal mask set placed over a number of the plurality of pre-diffused regions of the platform application specific integrated circuit and (C) configuring one or more connection points in each of the two or more sub-functions such that interconnections between the two or more sub-functions are tool routable in a single layer. Each of the pre-diffused regions is configured to be metal-programmable.
REFERENCES:
patent: 4703454 (1987-10-01), Jeuch
patent: 6064225 (2000-05-01), Andrews et al.
patent: 6285052 (2001-09-01), Draper
patent: 6351020 (2002-02-01), Tarabbia et al.
patent: 6430093 (2002-08-01), Eliason et al.
patent: 6509758 (2003-01-01), Piasecki et al.
patent: 6747478 (2004-06-01), Madurawe
patent: 6798239 (2004-09-01), Douglass et al.
patent: 2003/0057998 (2003-03-01), Lo
patent: 2003/0161411 (2003-08-01), McCorkle et al.
patent: 2004/0222817 (2004-11-01), Madurawe
patent: 2005/0237083 (2005-10-01), Bakker et al.
patent: 2006/0022705 (2006-02-01), Or-Bach et al.
patent: 2006/0080631 (2006-04-01), Koo
Author: Sung-Mo Kang, Title: CMOS Digital Integrated Circuits Analysis and Design, Pub. Date: Oct. 2002, Edition: 3rd Edition ISBN: 0-07-246053-9 Pertinent pp. 30-33.
McGrath Donald T.
Richardson Kenneth G.
Savage Scott C.
Waldron Robert D.
Barnie Rexford
LSI Corporation
Maiorana PC Christopher P
Tran Thienvu
LandOfFree
Method of interconnect for multi-slot metal-mask... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of interconnect for multi-slot metal-mask..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of interconnect for multi-slot metal-mask... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3885000