Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Ion implantation of dopant into semiconductor region
Reexamination Certificate
2011-08-23
2011-08-23
Lee, Hsien-ming (Department: 2823)
Semiconductor device manufacturing: process
Introduction of conductivity modifying dopant into...
Ion implantation of dopant into semiconductor region
C438S522000, C257SE29158, C257SE29160
Reexamination Certificate
active
08003503
ABSTRACT:
A method of forming a semiconductor device includes providing a dielectric film on a substrate, depositing a metal-containing gate electrode film over the dielectric film, and modifying a surface layer of the metal-containing gate electrode film by exposing the metal-containing gate electrode film to a process gas containing an oxygen-containing gas, a nitrogen-containing gas, or an oxygen- and nitrogen-containing gas, where a thickness of the modified surface layer is less than a thickness of the metal-containing gate electrode film. The method further includes, heat-treating the modified metal-containing gate electrode film to form a stressed metal-containing gate electrode film that exhibits stress over the substrate.
REFERENCES:
patent: 7164163 (2007-01-01), Chen et al.
patent: 7226826 (2007-06-01), Alshareef et al.
patent: 7393761 (2008-07-01), Wajda et al.
patent: 7425497 (2008-09-01), Chudzik et al.
patent: 2008/0105910 (2008-05-01), Matsuki
patent: 2009/0134466 (2009-05-01), Cho et al.
Lee Hsien-Ming
Tokyo Electron Limited
LandOfFree
Method of integrating stress into a gate stack does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of integrating stress into a gate stack, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of integrating stress into a gate stack will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2723714