Method of integrated circuit fabrication

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438631, 438645, 438948, 438949, H01L 214763

Patent

active

060202564

ABSTRACT:
Dielectric planarization is achieved by Defocus and under exposure of photoresist. The photoresist may be etched at the same rate as the dielectric, thereby yielding a smooth or planarized dielectric.

REFERENCES:
patent: 5213992 (1993-05-01), Lu
patent: 5609994 (1997-03-01), Lee

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of integrated circuit fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of integrated circuit fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of integrated circuit fabrication will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-937285

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.