Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-11-26
2004-03-09
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S627000, C438S639000, C438S643000, C438S648000, C438S653000, C438S656000, C438S658000, C438S687000
Reexamination Certificate
active
06703308
ABSTRACT:
FIELD OF THE INVENTION
Copper layer
435
can be a layer of copper positioned in proximate location to via section
420
. Copper layer
435
can be an alloy including copper (Cu). In an alternative embodiment, copper layer
435
is a stack of several layers.
BACKGROUND OF THE INVENTION
Semiconductor devices or integrated circuits (ICs) can include millions of devices, such as, transistors. Ultra-large scale integrated (ULSI) circuits can include complementary metal oxide semiconductor (CMOS) field effect transistors (FET). Despite the ability of conventional systems and processes to fabricate millions of IC devices on an IC, there is still a need to decrease the size of IC device features, and, thus, increase the number of devices on an IC. Nevertheless, there are many factors that make the continued miniaturization of ICs difficult. For example, as the size of vias (or pathways between integrated circuit layers used to electrically connect separate conductive layers) decreases, electrical resistance increases.
One way by which integrated circuit (IC) manufacturers have attempted to reduce via resistance as the via size decreases is reducing the thickness of the barrier material. For example, IC manufacturers can try to make the barrier material very thin at the bottom of the via. The thickness of the barrier material can be reduced by chemical vapor deposition (CVD) or advanced plasma vapor deposition (PVD) processes. Nevertheless, reducing the barrier thickness causes the barrier to become more permeable to copper (Cu) diffusion, which can adversely affect resistance to electromigration (EM).
FIG. 1
illustrates a schematic cross-sectional view of a portion
100
of an integrated circuit including a copper layer
110
, a via
120
, and a copper layer
130
. Via
120
and copper layer
130
are separated by a barrier layer
140
. Copper layer
110
and via
120
can be one structure when formed in a dual in-laid process or, alternatively, two structures when formed in a single in-laid process. Barrier layer
140
inhibits diffusion of copper ions in general. Conventional barrier layers can include Tantalum Nitride (TaN).
Portion
100
also includes a dielectric layer
142
that is separated from copper layer
130
by an etch stop layer
144
. Dielectric layer
142
can be oxide and etch stop layer
144
can be Silicon Nitride (SiN). Etch stop layer
144
prevents diffusion of copper from copper layer
130
into dielectric layer
142
.
As discussed above, conventional systems have attempted to reduce the thickness of barrier layer
140
to reduce the resistance associated with via
120
. However, this reduction in thickness can cause electromigration (EM) failures.
FIG. 2
illustrates portion
100
described with reference to
FIG. 1
, further having an EM failure
145
in copper layer
130
.
FIG. 3
illustrates portion
100
having an EM failure
155
in via
120
due to bulk diffusion from copper layer
110
.
EM failures have been described by Stanley Wolf, Ph.D. in
Silicon Processing for the VLSI Era
, Vol. 2, pp. 264-65. Dr. Wolf explains that a positive divergence of the motion of the ions of a conductor leads to an accumulation of vacancies, forming a void in the metal. Such voids may ultimately grow to a size that results in open-circuit failure of the conductor line.
Thus, there is a need for a barrier that is more resistant to copper diffusion and thin enough for low via resistance. Further, there is a need for a method of implanting copper barrier material and bulk barrier material to improve electrical performance. Even further, there is a need for a method of enhancing barrier properties by inserting alloy elements to reduce copper diffusion and bulk diffusion.
SUMMARY OF THE INVENTION
An exemplary embodiment is related to a method of fabricating an integrated circuit. This method can include forming a barrier material layer along lateral side walls and a bottom of a via aperture which is configured to receive a via material that electrically connects a first conductive layer and a second conductive layer, implanting a first alloy element into the barrier material layer, and implanting a second alloy element after deposition of the via material. The implanted first alloy element can make the barrier material layer more resistant to copper diffusion. The implanted second alloy element diffuses to a top interface of the via material and reduces interface diffusion from the via material.
Another exemplary embodiment is related to a method of implanting copper barrier material to improve electrical performance in an integrated circuit fabrication process. This method can include providing a copper layer over an integrated circuit substrate, providing a barrier material at a bottom and sides of a via aperture positioned over the copper layer to form a barrier material layer separating the via aperture from the copper layer, amorphizing the barrier material layer thereby making the barrier material layer more resistant to copper diffusion from the copper layer, and filling the via aperture with a via material and an alloy element that diffuses to a top interface of the via material.
Another exemplary embodiment is related to a method of forming a via in an integrated circuit. This method can include depositing a copper layer, depositing an etch stop layer over the copper layer, depositing an insulating layer over the etch stop layer, forming an aperture in the insulating layer and the etch stop layer, providing a barrier material at a bottom and sides of the aperture form a barrier material layer providing separation from the copper layer, implanting a first alloy element into the barrier material layer, filling the aperture with a via material and a second alloy element to form a via, and providing a conductive layer over the via such that the via electrically connects the conductive layer to the copper layer. The implanted first alloy element can make the barrier material layer more resistant to copper diffusion from the copper layer. The second allow element can diffuse to a top interface to reduce copper diffusion.
REFERENCES:
patent: 5004520 (1991-04-01), Tsuji et al.
patent: 5243222 (1993-09-01), Harper et al.
patent: 5300462 (1994-04-01), Kakumu
patent: 5552341 (1996-09-01), Lee
patent: 5654245 (1997-08-01), Allen
patent: 5770517 (1998-06-01), Gardner et al.
patent: 5821168 (1998-10-01), Jain
patent: 5882738 (1999-03-01), Blish et al.
patent: 5899740 (1999-05-01), Kwon
patent: 5969422 (1999-10-01), Ting et al.
patent: 6015749 (2000-01-01), Liu et al.
patent: 6030895 (2000-02-01), Joshi et al.
patent: 6069068 (2000-05-01), Rathore et al.
patent: 6090710 (2000-07-01), Andricacos et al.
patent: 6096648 (2000-08-01), Lopatin et al.
patent: 6117770 (2000-09-01), Pramanick et al.
patent: 6156638 (2000-12-01), Agarwal et al.
patent: 6180522 (2001-01-01), Hong
patent: 6225221 (2001-05-01), Ho et al.
patent: 6242808 (2001-06-01), Shimizu et al.
patent: 6268291 (2001-07-01), Andricacos et al.
patent: 6294463 (2001-09-01), Tseng
patent: 6294836 (2001-09-01), Paranjpe et al.
patent: 6297146 (2001-10-01), Lopatin
patent: 6344413 (2002-02-01), Zurcher et al.
patent: 6365502 (2002-04-01), Paranjpe et al.
patent: 6399496 (2002-06-01), Edelstein et al.
patent: 6410383 (2002-06-01), Ma
patent: 6420262 (2002-07-01), Farrar
patent: 6423633 (2002-07-01), Tseng
patent: 6426289 (2002-07-01), Farrar
patent: 6461675 (2002-10-01), Paranjpe et al.
patent: 6465867 (2002-10-01), Bernard et al.
patent: 6482734 (2002-11-01), Ha et al.
patent: 6482740 (2002-11-01), Soininen et al.
patent: 6500749 (2002-12-01), Liu et al.
patent: 6521532 (2003-02-01), Cunningham
patent: 6534865 (2003-03-01), Lopatin et al.
patent: 2001/0035237 (2001-11-01), Nagano et al.
patent: 2002/0036309 (2002-03-01), Sekiguchi et al.
patent: 2002/0039542 (2002-04-01), Bogel et al.
patent: 2002/0053741 (2002-05-01), Iwasaki et al.
patent: 2002/0084529 (2002-07-01), Dubin et al.
patent: 2002/0102838 (2002-08-01), Paranjpe et al.
patent: 2002/0109233 (2002-08-01), Farrar
patent: 2002/0115292 (2002-08-01), Andricacos et al
Besser Paul R.
Buynoski Matthew S.
Lopatin Sergey D.
Myers Alline F.
Wang Phin-Chin Connie
Advanced Micro Devices , Inc.
Foley & Lardner
Malsawma Lex H
Smith Matthew
LandOfFree
Method of inserting alloy elements to reduce copper... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of inserting alloy elements to reduce copper..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of inserting alloy elements to reduce copper... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3210075