Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-02-01
2005-02-01
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C703S013000
Reexamination Certificate
active
06851095
ABSTRACT:
A technique to verify, evaluate, and estimate the performance of an integrated circuit is embodied in a computer software program that is executable by a computer system. The technique accurately estimates of the performance (e.g., transient delays) of an integrated circuit, and has fast execution times. The technique includes an incremental recharacterization feature where only portions of the design which have been changed or are new or different will need to be recharacterized during subsequent runs of the software. Portions of the design which are the same need not be recharacterized, and results for those portions from a previous run (stored in a database) are used. This saves execution time since the performance recharacterization or evaluation process is generally more time consuming than a database look up. The technique is applicable to small circuits having relatively few transistors, and especially well suited for integrated circuits having millions of transistors and components. The technique handles the effects of deep-submicron integrated circuit technology.
REFERENCES:
patent: 5305229 (1994-04-01), Dhar
patent: 5331568 (1994-07-01), Pixley
patent: 5416721 (1995-05-01), Nishiyama et al.
patent: 5440720 (1995-08-01), Baisuck et al.
patent: 5533148 (1996-07-01), Sayah et al.
patent: 5553008 (1996-09-01), Huang et al.
patent: 5640328 (1997-06-01), Lam
patent: 5757655 (1998-05-01), Shih et al.
patent: 6058256 (2000-05-01), Mellen et al.
patent: 6138266 (2000-10-01), Ganesan et al.
patent: 6249898 (2001-06-01), Koh et al.
Bryant, R.E., “Algorithmic Aspects of Symbolic Switch Network Analysis,” IEEE Trans. Computer-Aided Design, vol. CAD-6, No. 4, Jul. 1987, pp. 618-633.
Bryant, R.E., “Graph-Based Algorithms for Boolean Function Manipulation,” IEEE Trans. Comput., vol. C-35, Aug. 1986, pp. 677-691.
Appenzeller, David P. et al., “Formal Verification of a PowerPC™ Microprocessor,” Report RC (19971), IBM T.J. Watson Research Center, Yorktown Heights, NY 10598, Mar. 1995, pp. 1-6.
Chaudhri Haroon
Srinivasan Arvind
Garbowski Leigh M.
Magma Design Automation Inc.
Townsend and Townsend / and Crew LLP
LandOfFree
Method of incremental recharacterization to estimate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of incremental recharacterization to estimate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of incremental recharacterization to estimate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3473289