Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2000-10-02
2003-05-06
Kim, Matthew (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S205000, C711S206000, C711S207000, C711S220000
Reexamination Certificate
active
06560687
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to the implementation of support for a new Real Space Control bit with an existing Translation Lookaside Buffer in a microprocessor system.
BACKGROUND
As is generally known, computers use a variety of addressing schemes to access storage memory to retrieve instructions and data. The address actually applied to the storage memory is often referred to as an absolute address, an effective address is the address actually referred to by programmers, and a virtual or real address is a type of effective address.
Because programmers generally refer to an effective address when constructing computer programs, the effective address must be determined to be a virtual address or a real address and then translated to an absolute address before main storage memory can be accessed. To achieve increased computer performance and speed, this address translation process must be efficiently performed.
Each address translation involves a multi-stage process and consumes valuable processor cycles. A conventional solution to speed up this address translation is to utilize an address translation cache called a translation lookaside buffer (TLB) which stores the most recent translations. Using an address translation cache skips some of the steps of address translation from the virtual address to the absolute address. In this way, the processor need only access the TLB to obtain the address of the most recently utilized translations.
A translation lookaside buffer (TLB) contains two main types of translation entries: translations that convert a real storage address to an absolute storage address (real mode translation), and translations that convert a virtual storage address with a region or segment table origin to an absolute address (known as dynamic address translation or DAT). Real mode translation is a simple mode of translation requiring only a real address to start translation. On the other hand, DAT is a more complex translation mode requiring a virtual address and a starting Region or Segment Table Origin (RTO or STO) in order to do one or more storage table lookups.
SUMMARY
To support a new processor control bit, the Real Space Control (RSC) bit, in a processor system with an existing translation lookaside buffer (TLB), an existing control bit, the Private Space (PS) bit, in the TLB is replaced by a new control bit, the Ignore Common segment (IC) bit, to create new non-overlapping TLB entries. Support for the RSC bit, which changes address translation modes, is achieved by combining it with the PS bit and establishing the new IC control bit as an interlock. Based upon the status of these and other control bits, address translations are interlocked or enabled.
These and other improvements are set forth in the following detailed description. For a better understanding of the invention with advantages and features, refer to the description and to the drawings.
REFERENCES:
patent: 4136385 (1979-01-01), Gannon et al.
patent: 4145738 (1979-03-01), Inoue et al.
patent: 4376297 (1983-03-01), Anderson et al.
patent: 4731739 (1988-03-01), Woffinden et al.
patent: 4757447 (1988-07-01), Woffinden
patent: 4985828 (1991-01-01), Shimizu et al.
patent: 5129071 (1992-07-01), Yamagata et al.
patent: 5497469 (1996-03-01), Sakata et al.
patent: 5680566 (1997-10-01), Peng et al.
patent: 5893930 (1999-04-01), Song
patent: 6021481 (2000-02-01), Eickemeyer et al.
Bair Dean G.
Shum Chung-Lung Kevin
Tsai Aaron
Webb Charles F.
Wisniewski Rebecca S.
Augspurger Lynn
Cantor & Colburn LLP
Kim Matthew
Li Zhuo H.
LandOfFree
Method of implementing a translation lookaside buffer with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of implementing a translation lookaside buffer with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of implementing a translation lookaside buffer with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3082088