Electrical computers and digital processing systems: processing – Processing control – Processing control for data transfer
Reexamination Certificate
2005-02-08
2005-02-08
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Processing control for data transfer
C712S215000
Reexamination Certificate
active
06854049
ABSTRACT:
A processing unit is associated with a first FIFO-type memory and with a second FIFO-type memory. Each instruction for loading memory stored data into a register within the processing unit is stored in the first FIFO-type memory, and other operative instructions are stored in the second FIFO-type memory. An operative instruction involving the register is removed from the second FIFO-type memory if no loading instruction which is earlier in time, and intended to modify a value of the register associated with this operative instruction is present in the first FIFO-type memory. In the presence of such an earlier loading instruction, the operative instruction is removed from the second FIFO-type memory only after the loading instruction has been removed from the first FIFO-type memory.
REFERENCES:
patent: 5664137 (1997-09-01), Abramson et al.
patent: 5854914 (1998-12-01), Bodas et al.
patent: 6434693 (2002-08-01), Senter et al.
patent: 6463514 (2002-10-01), Ray et al.
patent: 6560674 (2003-05-01), Hosogi et al.
patent: 6704817 (2004-03-01), Steinman et al.
patent: 6769049 (2004-07-01), Bernard et al.
patent: 0133477 (1985-02-01), None
patent: 0840209 (1998-05-01), None
patent: 1050805 (2000-11-01), None
Fossum et al., “Designing a Vax for High Performance” Computer Society International Conference, Spring Meeting, Los Alamitor, Feb. 26-Mar. 2, 1990, Los Alamitor, IEEE Comp. Soc. Press, US, vol. Conf. 35, Feb. 26, 1990, pp. 36-43, XP000146163.
Yoshida et al., “A Strategy for Avoiding Pipeline Interlock Delays in a Microprocessor” Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors, Cambridge, MA., Sep. 17-19, 1990, pp. 14-19, XP000201400.
Zhang et al., “Performance Modeling and Code Partitioning for the DS Architecture” Computer Architecture News, Association for Computing Machinery, New York, US, vol. 26, No. 3, Specissue, Jun. 1, 1998, pp. 293-304, XP000784225.
Allen Dyer Doppelt Milbrath & Gilchrist, P.A.
Coleman Eric
Jorgenson Lisa K.
STMicroelectronics SA
LandOfFree
Method of handling instructions within a processor with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of handling instructions within a processor with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of handling instructions within a processor with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3464812