Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2008-05-06
2008-05-06
Iqbal, Nadeem (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
07370231
ABSTRACT:
An error handling routine of a processor, executing in response to a first detected unrecoverable error (DUE) of the processor, responding to an indication that a second DUE has occurred by evaluating the effect of the second DUE on the correctness of the error handling routine.
REFERENCES:
patent: 4438494 (1984-03-01), Budde et al.
patent: 6691250 (2004-02-01), Chandiramani et al.
patent: 2003/0033562 (2003-02-01), Von Wendorff
patent: 2003/0074601 (2003-04-01), Schultz et al.
patent: 2005/0283712 (2005-12-01), Mukherjee et al.
patent: 2006/0075300 (2006-04-01), Mukherjee
patent: 0473806 (1990-03-01), None
Crouzet et al., “A 6800 Coprocessor For Error Detection in Microcomputers: The PAD” XP-000756011, Proceedings of the IEEE, vol. 74, No. 5, May 1986, pp. 723-731.
Fossum Tryggve
Mukherjee Shubhendu S.
Shragai Yaron
Intel Corporation
Iqbal Nadeem
Lane Thomas R.
LandOfFree
Method of handling errors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of handling errors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of handling errors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2801434