Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-08-06
2010-11-23
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07840920
ABSTRACT:
According to the present invention, even a user lacking the knowledge of semiconductor testing apparatus can easily generate a test program, and easily perform alternation and correction of the test program. In the present invention, a microprogram of a spreadsheet software being one of the commonly used application software is used to create the test program. Therefore, even a user lacking the knowledge of semiconductor testing apparatus can easily generate a test program, and easily perform alternation and correction of the test program. When the alternation and the correction of the test program are performed, only setting conditions of each sheet are altered and corrected, and the alternation and the correction of the test program are easily performed.
REFERENCES:
patent: 6453276 (2002-09-01), Bauman
patent: 10-048300 (1998-02-01), None
patent: 2000-187064 (2000-07-01), None
Hitachi High-Tech Engineering Service Corporation
J.C. Patents
Siek Vuthe
LandOfFree
Method of generating test program for operating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of generating test program for operating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of generating test program for operating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4248781