Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1998-03-06
2000-12-12
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
703 7, 29832, 29834, 29835, 29836, G06F 1750, H05K 330
Patent
active
061612146
DESCRIPTION:
BRIEF SUMMARY
TECHNICAL FIELD
The present invention relates to a method of generating data on component arrangement at component feed sections in an electronic component mounting machine.
BACKGROUND ART
One type of an electronic component mounting machine is a mounting machine as shown in FIG. 1 and FIG. 2, in which electronic components are supplied from component feed sections 2a, 2b fixed at determined positions, and the electronic components are mounted on a circuit board 3 set at a fixed position by a mounting head 4 composed to move freely in the X and Y directions.
Component feed sections in this type of electronic component mounting machine include component feed sections as shown in FIG. 2, in which a pair of confronting component feed sections 2a, 2b are disposed in the Y direction at an interval, and the X-direction position of each one of the component feed sections 2a, 2b is a component arrangement position p.
In the mounting machine having such component feed sections 2, the arrangement positions of electronic components were determined according to the flow of the prior art shown in FIG. 9.
That is, at step 51, data of all electronic components (including coordinates data of mounting position) to be mounted on a circuit board 3 is fetched. Next, at step 52, the fetched data is sorted into every kind of electronic components based on the name and shape code. At step 53, the electronic components of every kind are rearranged in the sequence of the number of parts to be mounted, and the priority order is determined. At next step 54, distribution center coordinates (X, Y) of electronic components of every kind on the circuit board are determined as the mean of the X-coordinate and the mean of the Y-coordinate on the basis of the coordinates data of each electronic component. At step 55, according to the priority order by the number of parts to be mounted, the arrangement position of each electronic component is determined according to the distribution center coordinates (X, Y). The arrangement position of the electronic component low in the priority order is, if the arrangement position corresponding to the distribution center coordinates (X, Y) has been already assigned, determined at the closest arrangement position in the neighboring blank position.
In the prior art, electronic components of the kind larger in the number of components to be mounted are preferentially assigned with the arrangement position, and the preferentially assigned position is based on the distribution center coordinates. Accordingly, the prior art has a certain rationality for shortening the required moving distance of the mounting head. However, the following problem was involved when determining the priority order of arrangement position among electronic components nearly same in the number of components to be mounted. That is, when the distribution center coordinates are nearly same and the arrangement position is identical, supposing one kind is slightly larger in the number of components to be mounted but has a wide distributed state of mounting positions of the electronic components belonging to the same kind, while the other is slightly smaller in the number of components to be mounted but is mutually close in the mounting positions of electronic components belonging to the same kind and hence narrow prior has a distributed state, in the prior art, the arrangement position is preferentially determined for the electronic components belonging to the kind having a wider distributed state. When the arrangement position is determined in this way, it is general that the effect is larger in the distributed state than in the number of components to be mounted, and as a result, as compared with the case of determining oppositely, the moving distance of the mounting head is longer, and the mounting efficiency is lowered.
DISCLOSURE OF THE INVENTION
In the light of the above problems, the first invention of the present application provides a method of generating data on component arrangement, which is a method of generating data
REFERENCES:
patent: 3654615 (1972-04-01), Freitag
patent: 4704792 (1987-11-01), Itagaki et al.
patent: 4731923 (1988-03-01), Yagi et al.
patent: 4805110 (1989-02-01), Takahashi et al.
patent: 4937511 (1990-06-01), Herndon et al.
patent: 5035047 (1991-07-01), Harigane et al.
patent: 5079834 (1992-01-01), Itagaki et al.
patent: 5088187 (1992-02-01), Takata et al.
patent: 5222031 (1993-06-01), Kaida
patent: 5247733 (1993-09-01), Kubota et al.
patent: 5267176 (1993-11-01), Antreich et al.
patent: 5274908 (1994-01-01), Suzuki et al.
patent: 5309371 (1994-05-01), Shikata et al.
patent: 5349536 (1994-09-01), Ashtaputre et al.
patent: 5355439 (1994-10-01), Bernstein et al.
patent: 5359538 (1994-10-01), Hui et al.
patent: 5390283 (1995-02-01), Eshelman et al.
patent: 5402564 (1995-04-01), Tsukasaki et al.
patent: 5493510 (1996-02-01), Shikata
patent: 5531859 (1996-07-01), Lee et al.
patent: 5560533 (1996-10-01), Maenishi
patent: 5566078 (1996-10-01), Ding et al.
patent: 5568636 (1996-10-01), Koford
patent: 5644500 (1997-07-01), Miura et al.
patent: 5661663 (1997-08-01), Scepanovic et al.
patent: 5699265 (1997-12-01), Scepanovic et al.
patent: 5908282 (1999-06-01), Onodera
patent: 6006425 (1999-12-01), Fukukura et al.
patent: 6079096 (2000-06-01), Hata et al.
R. Kumar et al., Assembly Time Optimization for PCB Assembly, American Control Conference, pp. 306-310, Jun. 1994.
Quinn, N.R., Jr.; Breuer, M.A., A Force Directed Component Placement Procedure for Printed Circuit Boards, IEEE Transactions on Circuits and Systems, vol. CAs-26, No. 6, p. 377-388, Jun. 1979.
Kleinhans, J.M.; Sigl, G.; Johannes, F.M.; Antreich, K.J., Gordian: VLSI placement by quadratic programming and slicing optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 356-365, Mar. 1991.
Ishihara Yuko
Maenishi Yasuhiro
Lintz Paul R.
Matsushita Electric - Industrial Co., Ltd.
Thompson A. M.
LandOfFree
Method of generating data on component arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of generating data on component arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of generating data on component arrangement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-226979