Method of generating an optimal clock buffer set for...

Details Method of generating an optimal clock buffer set for... Method of generating an optimal clock buffer set for...

2001-06-06

2002-08-27

Phan, Trong (Department: 2818)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

06442737

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates generally to design tools for integrated circuits. More specifically, but without limitation thereto, the present invention relates to a method of finding a minimum set of clock buffer delays for a balanced clock tree to reduce clock skew below a selected skew limit.
SUMMARY OF THE INVENTION
The present invention has application to final balancing of an initial balanced clock tree.
In one aspect of the invention, a minimum set of clock buffer delays is generated to reduce clock skew to within a selected skew limit for each clock buffer in a balanced clock tree. In one embodiment, the difference between the optimum delay and the clock buffer delay selected from the minimum set of clock buffer delays for each clock buffer in the balanced clock tree is less than or equal to the selected skew limit. In one such embodiment, a method of generating a minimum set of clock buffer delays for balancing a clock tree includes the steps of receiving as input a minimum buffer delay, a maximum level skew limit, and a selected skew limit; generating a minimum set of clock buffer delays such that the difference between the optimum delay and one of the clock buffer delays is less than or equal to the selected skew limit for each clock buffer in the balanced clock tree; and generating as output the minimum set of clock buffer delays.
In another embodiment, a computer program product for balancing a clock tree may be implemented by a computer to perform the following functions: receiving as input a minimum buffer delay, a maximum level skew limit, and a selected skew limit; generating a minimum set of clock buffer delays such that the difference between the optimum delay and one of the clock buffer delays is less than or equal to the selected skew limit for each clock buffer in the balanced clock tree; and generating as output the minimum set of clock buffer delays.


REFERENCES:
patent: 5774371 (1998-06-01), Kawakami
patent: 5896299 (1999-04-01), Ginetti et al.
patent: 5974245 (1999-10-01), Li et al.
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6397374 (2002-05-01), Pasqualini

Affiliated with

Also associated with

Rating

Method of generating an optimal clock buffer set for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of generating an optimal clock buffer set for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of generating an optimal clock buffer set for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2963726