Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1996-04-29
1998-07-21
Trinh, Michael
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438303, 438307, H01L 213205
Patent
active
057834784
ABSTRACT:
A novel, reliable, high performance MOS transistor with a composite gate electrode which is compatible with standard CMOS fabrication processes. The composite gate electrode comprises a polysilicon layer formed on a highly conductive layer. The composite gate electrode is formed on a gate insulating layer which is formed on a silicon substrate. A pair of source/drain regions are formed in the substrate and are self-aligned to the outside edges of the composite gate electrode.
REFERENCES:
patent: 4392150 (1983-07-01), Courreges
patent: 4570328 (1986-02-01), Price et al.
patent: 4717684 (1988-01-01), Katto et al.
patent: 4816425 (1989-03-01), McPherson
patent: 5097301 (1992-03-01), Sanchez
patent: 5110408 (1992-05-01), Fujii et al.
patent: 5167760 (1992-12-01), Mu et al.
patent: 5171702 (1992-12-01), Prengle et al.
patent: 5189504 (1993-02-01), Nakayama et al.
patent: 5236549 (1993-08-01), Shirakawa et al.
Cadien Kenneth C.
Chau Robert S.
Fraser David B.
Raghavan Gopal
Yau Leopoldo D.
Intel Corporation
Trinh Michael
LandOfFree
Method of frabricating a MOS transistor having a composite gate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of frabricating a MOS transistor having a composite gate , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of frabricating a MOS transistor having a composite gate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1646572