Method of forming thin SGOI wafers with high relaxation and...

Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Plural fluid growth steps with intervening diverse operation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S494000, C438S455000

Reexamination Certificate

active

07550370

ABSTRACT:
A method of forming a silicon germanium on insulator (SGOI) structure. A SiGe layer is deposited on an SOI wafer. Thermal mixing of the SiGe and Si layers is performed to form a thick SGOI with high relaxation and low stacking fault defect density. The SiGe layer is then thinned to a desired final thickness. The Ge concentration, the amount of relaxation, and stacking fault defect density are unchanged by the thinning process. A thin SGOI film is thus obtained with high relaxation and low stacking fault defect density. A layer of Si is then deposited on the thin SGOI wafer. The method of thinning includes low temperature (550° C.-700° C.) HIPOX or steam oxidation, in-situ HCl etching in an epitaxy chamber, or CMP. A rough SiGe surface resulting from HIPOX or steam oxidation thinning is smoothed with a touch-up CMP, in-situ hydrogen bake and SiGe buffer layer during strained Si deposition, or heating the wafer in a hydrogen environment with a mixture of gases HCl, DCS and GeH4.

REFERENCES:
patent: 4409260 (1983-10-01), Pastor et al.
patent: 5698869 (1997-12-01), Yoshimi et al.
patent: 6066576 (2000-05-01), Thakur et al.
patent: 6117750 (2000-09-01), Bensahel et al.
patent: 6271152 (2001-08-01), Thakur et al.
patent: 6429098 (2002-08-01), Bensahel et al.
patent: 6551889 (2003-04-01), Kovacic
patent: 6861158 (2005-03-01), Bedell et al.
patent: 7026249 (2006-04-01), Bedell et al.
patent: 7084050 (2006-08-01), Bedell et al.
patent: 7183229 (2007-02-01), Yamanaka
patent: 7235812 (2007-06-01), Chu et al.
patent: 2002/0185686 (2002-12-01), Christiansen et al.
patent: 2003/0013280 (2003-01-01), Yamanaka
patent: 2003/0089901 (2003-05-01), Fitzgerald
patent: 2004/0241460 (2004-12-01), Bedell et al.
patent: 2004/0242006 (2004-12-01), Bedell et al.
patent: 2005/0153487 (2005-07-01), Bedell et al.
patent: 2006/0054891 (2006-03-01), Chu et al.
patent: 2007/0087492 (2007-04-01), Yamanaka
patent: 2007/0128840 (2007-06-01), Chen et al.
patent: 2007/0218647 (2007-09-01), Chu et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming thin SGOI wafers with high relaxation and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming thin SGOI wafers with high relaxation and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming thin SGOI wafers with high relaxation and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4095950

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.