Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1997-12-16
2000-12-19
Chaudhuri, Olik
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438199, H01L 218238
Patent
active
061627143
ABSTRACT:
A method is provided for forming thin polysilicon transistor gates using dual doped polysilicon without reducing the ion implant energy. The method comprises depositing polysilicon over a region of a substrate, masking and implanting the polysilicon with dopant impurities to form the channel regions of one conductivity type, and removing the photo resist mask. The polysilicon layer is then masked to define the channel regions of the opposite conductivity type and is implanted with dopant impurities of the opposite conductivity type. Following the dual ion implantation, the photo resist mask is removed and the substrate may be annealed to activate the dopants in the polysilicon. The dual doped polysilicon layer is then polished using a chemical-mechanical polish to achieve a desired thickness for the polysilicon transistor gates. The polysilicon is subsequently masked and etched to define the polysilicon transistor gates.
REFERENCES:
patent: 5700719 (1997-12-01), Yuzurihara et al.
patent: 5723357 (1998-03-01), Huang
patent: 5770493 (1998-06-01), Fulford, Jr.
patent: 5786255 (1998-07-01), Yeh et al.
patent: 5827761 (1998-10-01), Fulford, Jr. et al.
patent: 5911111 (1999-06-01), Bohr et al.
patent: 6033944 (2000-03-01), Shida
S. Wolf, Silicon Processing For The VLSI Era. Lattice Press, vol. 2, p. 203, 1990.
C. Chang, H. Lin, Tan Lei, J. Cheng, L. Chen, B. Dai, "Fabrication of Thin Film Transistors by Chemical Mechanical Polished Polycrystalline Silicon Films," IEEE Electron Device Letters, vol. 17, No. 3, Mar. 1996, pp. 100-102.
Castagnetti Ruggero
Giust Gary
Liu Yauh-Ching
Ramesh Subramanian
Chaudhuri Olik
Duy Mai Anh
LSI Logic Corporation
LandOfFree
Method of forming thin polygates for sub quarter micron CMOS pro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming thin polygates for sub quarter micron CMOS pro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming thin polygates for sub quarter micron CMOS pro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-270821