Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2006-10-31
2009-11-10
Everhart, Caridad M (Department: 2895)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S947000, C438S740000, C257SE21038
Reexamination Certificate
active
07615496
ABSTRACT:
A self-align patterning method for forming patterns includes forming a first layer on a substrate, forming a plurality of first hard mask patterns on the first layer, forming a sacrificial layer on top surfaces and sidewalls of the first hard mask patterns, thereby forming a gap between respective facing portions of the sacrificial layer on the sidewalls of the first hard mask patterns, forming a second hard mask pattern in the gap, etching the sacrificial layer using the second hard mask pattern as a mask to expose the first hard mask patterns, exposing the first layer using the exposed first hard mask patterns and the second hard mask pattern, and etching the exposed first layer using the first and second hard mask patterns.
REFERENCES:
patent: 6063688 (2000-05-01), Doyle et al.
patent: 6632741 (2003-10-01), Clevenger et al.
patent: 6875689 (2005-04-01), Wu
patent: 2007/0158688 (2007-07-01), Caspary et al.
patent: 2007/0161251 (2007-07-01), Tran et al.
patent: 10-0165399 (1999-09-01), None
patent: 10-0574999 (2006-04-01), None
Jang Dae-Hyun
Lee Ji-young
Everhart Caridad M
Lee & Morse P.C.
Samsung Electronics Co,. Ltd.
LandOfFree
Method of forming pad patterns using self-align double... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming pad patterns using self-align double..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming pad patterns using self-align double... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4141182