Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-02-27
2007-02-27
Everhart, Caridad (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S702000, C257SE21579
Reexamination Certificate
active
10989668
ABSTRACT:
A method of forming metal wiring in a semiconductor device is disclosed. The method uses a dual damascene process in which a trench is formed prior to a via-hole.
REFERENCES:
patent: 6140226 (2000-10-01), Grill et al.
patent: 6492734 (2002-12-01), Watanabe
patent: 6589711 (2003-07-01), Subramanian et al.
patent: 2002/0182874 (2002-12-01), Wang
patent: 2003/0092260 (2003-05-01), Lui et al.
patent: 2004/0036076 (2004-02-01), Arita et al.
patent: 2005/0124152 (2005-06-01), Meagley et al.
patent: 2002-124568 (2002-04-01), None
patent: 1020020037805 (2002-05-01), None
patent: 1020020088399 (2002-11-01), None
Lee Kyung-Tae
Lee Sang-Jin
Oh Byung-Jun
Everhart Caridad
Volentine & Whitt PLLC
LandOfFree
Method of forming metal wiring in a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming metal wiring in a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming metal wiring in a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3853051