Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-08-05
2000-01-11
Quach, T. N.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438625, 438627, 438637, 438714, 438722, 438725, H01L 2128, H01L 2131
Patent
active
060135743
ABSTRACT:
A method of forming low resistance contact structures in vias arranged between interconnect levels is provided. The method involves interconnect lines having an anti-reflective layer formed thereupon. An interlevel dielectric layer is formed over the interconnect lines. A photoresist layer is formed over the interlevel dielectric layer and patterned to define via locations. During via etch, an organic (carbon-based) polymer layer forms upon the anti-reflective-coated interconnect lines at the bottoms of the vias. The photoresist and the etch byproduct polymer layers are then removed using a dry etch process which employs a forming gas comprising nitrogen and hydrogen. A native oxide layer subsequently forms upon the anti-reflective-coated interconnect lines when exposed to oxygen. The native oxide layer is then removed, along with any residual etch byproduct polymer, during a sputter etch procedure. Each resulting via is substantially void of polymer and oxide residue so as to present a clean via area which allows ready adherence of a plug material to the anti-reflective coating.
REFERENCES:
patent: 5057187 (1991-10-01), Shingawa
patent: 5327011 (1994-07-01), Iwamatsu
patent: 5354712 (1994-10-01), Ho et al.
patent: 5420070 (1995-05-01), Matsuura et al.
patent: 5567271 (1996-10-01), Chu et al.
"Silicon Processing For The VLSI Era," vol. 1, Process Technology, Wolf, et al., 1986, Chapter 16, pp. 580-581.
Chang Kuang-Yeh
Gatto Michael J.
Hause Fred N.
Advanced Micro Devices , Inc.
Daffer Kevin L.
Kowert Robert C.
Quach T. N.
LandOfFree
Method of forming low resistance contact structures in vias arra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming low resistance contact structures in vias arra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming low resistance contact structures in vias arra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1462102