Method of forming inside rough and outside smooth HSG...

Details Method of forming inside rough and outside smooth HSG... Method of forming inside rough and outside smooth HSG...

2001-10-09

2003-11-25

Whitehead, Jr., Carl (Department: 2813)

Semiconductor device manufacturing: process

Making passive device

Stacked capacitor

C438S386000, C438S396000, C438S397000, C438S399000, C438S253000, C438S254000, C438S255000, C438S256000

Reexamination Certificate

active

06653199

ABSTRACT:

FIELD OF THE INVENTION
The invention relates generally to semiconductor fabrication and, more particularly to capacitor container structures.
BACKGROUND OF THE INVENTION
Continuing advances in miniaturization and densification of integrated circuits have led to smaller areas available for devices such as transistors and capacitors. With shrinkage of the cell size, maintaining a sufficient amount of cell charge storage capacitance is a challenge in a dynamic random access memory (DRAM).
Several techniques have been developed to increase the storage capacity of a capacitor in a limited space. One such technique is to fabricate a cup-shaped bottom electrode defining an interior surface and an exterior surface within a container formed in an insulative layer. A recess between adjacent bottom electrodes is formed in the insulating layer to expose a portion of the electrodes' exterior surfaces. A capacitor dielectric and then a top electrode are deposited over the interior of the cup-shaped bottom electrode and the interior of the recess. The structure provides additional capacitance.
Conventionally, the bottom electrode is formed of N-type hemispherical grain silicon (HSG). Using a double-sided HSG bottom electrode provides a higher surface area for increased capacitance. However, the growth of HSG on the exterior container surface can cause cell to cell shorts, requiring the space between containers to be enlarged.
Thus, a need exists for a structure and process therefor that overcomes such problems.
SUMMARY OF THE INVENTION
The present invention provides capacitor structures and methods of forming such structures.
In one aspect, the invention provides methods for forming a container capacitor. In one embodiment of the method, the lower electrode of the capacitor is fabricated by forming a layer of doped polysilicon within a container in an insulative layer disposed on a substrate; forming a barrier layer over the polysilicon layer within the container; removing the insulative layer to expose the polysilicon layer outside the container; nitridizing the exposed polysilicon layer at a low temperature, preferably at about 550° C. or less and by remote plasma nitridation; removing the barrier layer to expose the polysilicon layer within the container; optionally cleaning the exposed polysilicon layer to remove native oxide and remaining barrier layer using a wet etch selective to the nitride layer overlying the exterior surface of the polysilicon layer; and forming HSG polysilicon over the polysilicon layer within the opening. The capacitor can be completed by forming a dielectric layer over the lower electrode, and an upper electrode over the dielectric layer.
In another embodiment of the method, a plurality of capacitors can be formed on a semiconductor substrate. The capacitors can be fabricated by forming a conformal layer of doped polysilicon over an insulative layer disposed on a substrate and within a plurality of containers formed in the insulative layer; depositing a conformal layer of a barrier material over the polysilicon layer; removing the barrier layer and the polysilicon layer overlying the insulative layer outside the containers; removing the insulative layer to expose the exterior surfaces of the polysilicon layer outside the containers and form a recess between adjacent bottom electrodes; nitridizing the exterior surface of the polysilicon layer outside the containers, preferably by remote plasma nitridation at a temperature of about 550° C. or less to form a nitride layer; removing the barrier layers from the interior surface of the polysilicon layer within the containers; optionally cleaning the interior surface of the polysilicon layer within the containers; and forming HSG polysilicon over the polysilicon layer within the containers. The capacitor can be completed by forming a dielectric layer over the lower electrodes and into the recesses between electrodes, and an upper electrode over the dielectric layer.
In another aspect, the invention provides a container capacitor. In one embodiment, the capacitor comprises a cup-shaped bottom electrode defining an interior surface and an exterior surface within a container formed in an insulative layer; the interior surface comprising HSG polysilicon, and the exterior surface comprising smooth polysilicon. The bottom electrode is preferably 300 to about 400 angstroms. The capacitor can further comprises a dielectric layer overlying the inner and outer surfaces of the bottom electrode; and a top electrode overlying the dielectric layer. The cup-shaped bottom electrode can be, for example, circular, square, rectangular, trapezoidal, triangular, oval, or rhomboidal shaped, in a top down view.
In yet another aspect, the invention provides a semiconductor device. In one embodiment, the semiconductor device comprises a plurality of cup-shaped bottom electrodes, each electrode defining an interior surface and an exterior surface within a container formed in an insulative layer; the interior surface comprising HSG polysilicon, and the exterior surface comprising smooth polysilicon; a recess formed within the insulative layer between adjacent electrodes; a dielectric layer disposed over the bottom electrodes and the recess between the adjacent electrodes; and a top electrode disposed over the dielectric layer. The bottom electrodes can be, for example, circular, square, rectangular, trapezoidal, triangular, oval, or rhomboidal shaped, in a top down view. In another embodiment of the semiconductor device, an etch stop layer (e.g., silicon nitride) can underlie the insulative layer, and the recess within the insulative layer between adjacent electrodes can be formed to the etch stop layer.
Advantageously, the present invention provides for the manufacture of a double-sided electrode having a smooth outer surface and a rough inner surface, which enables an increase in container critical dimensions (CD) and capacitance and provides a capacitor having a large electrode surface area. The invention also proves a semiconductor device comprising multiple closely-spaced capacitors for increased density of the device.


REFERENCES:
patent: 5102832 (1992-04-01), Tuttle
patent: 5112773 (1992-05-01), Tuttle
patent: 5202278 (1993-04-01), Mathews et al.
patent: 5320880 (1994-06-01), Sandhu et al.
patent: 5587103 (1996-12-01), Dennis
patent: 5869391 (1999-02-01), Manning
patent: 6046093 (2000-04-01), DeBoer et al.
patent: 6048763 (2000-04-01), Doan et al.
patent: 6159818 (2000-12-01), Durcan et al.
patent: 6255159 (2001-07-01), Thakur
patent: 6451662 (2002-09-01), Chudzik et al.
Michael Quirk, Semiconductor Manufacturing Technology (2001), Prentice Hall, First Edition, p. 465.

Affiliated with

Also associated with

Rating

Method of forming inside rough and outside smooth HSG... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming inside rough and outside smooth HSG..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming inside rough and outside smooth HSG... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3164291