Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2007-01-30
2007-01-30
Le, Dung A. (Department: 2818)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S157000, C438S176000, C438S283000
Reexamination Certificate
active
10964170
ABSTRACT:
A method of forming a dual gate dielectric layer increases a performance of a semiconductor device by using a dielectric layer having a high dielectric constant, including forming a first dielectric layer having a predetermined thickness on a semiconductor substrate; removing the first dielectric layer formed on a second region, but leaving this layer on a first region; and forming a second dielectric layer having a dielectric constant higher than that of the first dielectric layer, on the first and second regions.
REFERENCES:
patent: 6261978 (2001-07-01), Chen et al.
patent: 6271143 (2001-08-01), Mendicino
patent: 6369421 (2002-04-01), Xiang et al.
patent: 6482715 (2002-11-01), Park et al.
patent: 6706577 (2004-03-01), Twu et al.
patent: 6888205 (2005-05-01), Moscatelli et al.
patent: 2003/0003639 (2003-01-01), Kanda et al.
Cho Min-Hee
Kim Ji-Young
Le Dung A.
Marger & Johnson & McCollom, P.C.
Samsung Electronics Co,. Ltd.
LandOfFree
Method of forming dual gate dielectric layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming dual gate dielectric layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming dual gate dielectric layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3746738