Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1996-08-29
1999-03-16
Everhart, Caridad
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438673, 438701, 438978, H01L 21469
Patent
active
058830022
ABSTRACT:
A contact opening formation process is disclosed for forming an opening having a positive base profile. This opening is formed by etching a pre-metal dielectric layer of an undoped oxide underlayer covered by a BPSG overlayer. The etching is performed using an etchant that etches the BPSG layer faster than the oxide underlayer. The etching solution is by weight at least 97.35% distilled water, 0.45% of HF and 2.2% of NH.sub.4 F.
REFERENCES:
patent: 4484978 (1984-11-01), Keyser
patent: 4676867 (1987-06-01), Elkins et al.
patent: 4783248 (1988-11-01), Kohlhase et al.
patent: 4820393 (1989-04-01), Brat et al.
patent: 4980301 (1990-12-01), Harrus et al.
patent: 5208472 (1993-05-01), Su et al.
patent: 5219791 (1993-06-01), Freiberger
patent: 5240880 (1993-08-01), Hindman et al.
patent: 5246883 (1993-09-01), Lin et al.
patent: 5277835 (1994-01-01), Ohmi et al.
patent: 5288665 (1994-02-01), Nulman
patent: 5290727 (1994-03-01), Jain et al.
patent: 5290731 (1994-03-01), Sugano et al.
patent: 5319247 (1994-06-01), Matsuura
patent: 5356836 (1994-10-01), Chen et al.
patent: 5393702 (1995-02-01), Yang et al.
patent: 5399533 (1995-03-01), Pramanik et al.
patent: 5427666 (1995-06-01), Mueller et al.
patent: 5429988 (1995-07-01), Huang et al.
patent: 5457073 (1995-10-01), Ouellet
patent: 5470792 (1995-11-01), Yamada
patent: 5472912 (1995-12-01), Miller
patent: 5629237 (1997-05-01), Wang et al.
patent: 5716535 (1998-02-01), Lee et al.
C.K. Wang, L.M. Liu, H.C. Cheng, H.C. Huang & M.S. Lin, A Study of Plasma Treatments on Siloxane SOG, VMIC CONF., 1994 ISMIC-103/94/101, Jun. 7-8, pp. 101-108.
M. Matsuura, Y. Ii, K. Shibata, Y. Hayashide & H. Kotani, An Advanced Interlayer Dielectric System with Partially Converted Organic SOG by Using Plasma Treatment, VMIC CONF., 1993 ISMIC-102/93/0113, Jun. 8-9, pp. 113-115.
S. Itoh, Y. Homma, E. Sasaki, S. Uchimura & H. Morishima, Application of Surface Reformed Thick Spin-on-Glass to MOS Device Planarization, J. ELECTROCHEM. SOC., vol. 137, No. 4, Apr. 1990, pp. 1212-1218.
Y. Takata, A. Ishii, M. Matsuura, A. Ohsaki, M. Iwasaki, J. Miyazaki, N. Fujiwara, J. Komori, T. Katayama, S. Nakao & H. Kotani, A Highly Reliable Multilevel Interconnection Process, VMIC CONF., 1991 Jun. 11-12, pp. 13-19.
F. S. Chen, Y.S. Lin, G. A. Dixit, R. Sundaresan, C. C. Wei & F. T. Liou, Planarized Aluminum Metallization For Sub, SGS-THOMSON MICROELECTRONICS, 1990 pp. 3.4.1-3.4.3.
S. Wolf, Silicon Processing for the VLSI Era, LATTICE PRESS, vol. 2, 1990, pp. 107-191.
J. H. Chiang & K. C. Wang, A Novel Technology for Half-Micron Aluminum Planarization Using In-Situ Ti/TiN/Al Metallization, WINDBOND ELECTRONICS CORP., pp. 55-62.
Chiang Jing-Hua
Shih Hsueh-Hao
Everhart Caridad
Winbond Electronics Corp.
LandOfFree
Method of forming contact profile by improving TEOS/BPSG selecti does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming contact profile by improving TEOS/BPSG selecti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming contact profile by improving TEOS/BPSG selecti will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-817372