Semiconductor device manufacturing: process – Making device array and selectively interconnecting
Reexamination Certificate
2005-02-22
2005-02-22
Gurley, Lynne A. (Department: 2812)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
C438S129000, C438S612000, C438S614000, C438S674000
Reexamination Certificate
active
06858475
ABSTRACT:
A method of forming an integrated circuit substrate that may be adapted to be attached to one or more electronic components. The method includes applying a resist to a back side of a substrate which includes patterned conductive layers on a front side and a back side of the substrate. The method further includes removing part of the patterned conductive layer from the front side of the substrate to form pads and interconnects on the front side of the substrate and applying another resist to the front side of the substrate. The method also includes forming a pattern in each resist that exposes the pads on the front and back sides of the substrate and applying electrolytic nickel to the pads on the substrate.
REFERENCES:
patent: 4205099 (1980-05-01), Jones et al.
patent: 5773889 (1998-06-01), Love et al.
patent: 6249053 (2001-06-01), Nakata et al.
patent: 6406991 (2002-06-01), Sugihara
patent: 6486551 (2002-11-01), Sato et al.
patent: 6653742 (2003-11-01), Lin
patent: 6713376 (2004-03-01), Sugihara
patent: 20030011070 (2003-01-01), Iijima et al.
patent: 20030080408 (2003-05-01), Farnworth et al.
patent: 20030232486 (2003-12-01), Mashino
patent: 20040067604 (2004-04-01), Ouellet et al.
Azimi Hamid
Gurumurthy Charan K.
Lin Arthur K.
Gurley Lynne A.
Intel Corporation
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Method of forming an integrated circuit substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming an integrated circuit substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming an integrated circuit substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3494839