Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1997-12-09
1999-11-16
Niebling, John F.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438622, 438637, 438624, 438970, 148DIG133, H01L 213205, H01L 214763
Patent
active
059857455
ABSTRACT:
A semiconductor device fabricating method is capable of securing an increased margin for absorbing an error in aligning a viahole with an underlying wiring layer when forming a viahole in a layer insulating film to connect an upper wiring layer overlying the layer insulating film and a lower wiring layer underlying the layer insulating film to enable the miniaturization of a pattern and the miniaturization of the semiconductor device. The semiconductor device fabricating method forms a first Si.sub.3 N.sub.4 film between a first wiring layer and a second wiring layer, and a second layer insulating film, a third layer insulating film and a fourth layer insulating film all of SiO.sub.2 over the second wiring layer. When forming a third viahole through the layer insulating films so as to reach the second wiring layer, the layer insulating films are etched in a high SiO.sub.2 /Si.sub.3 N.sub.4 selectivity of about twenty. The etching process for forming the third viahole can be terminated on the second wiring layer and the first Si.sub.3 N.sub.4 film even if the position of the third viahole is dislocated slightly relative to the second wiring layer.
REFERENCES:
patent: 4378628 (1983-04-01), Levinstein et al.
patent: 4822754 (1989-04-01), Lynch et al.
patent: 5006484 (1991-04-01), Harada
patent: 5206187 (1993-04-01), Doan et al.
patent: 5362660 (1994-11-01), Kwasnick et al.
patent: 5500080 (1996-03-01), Choi
patent: 5518960 (1996-05-01), Tsuchimoto
patent: 5602051 (1997-02-01), Cronin et al.
patent: 5719071 (1998-02-01), Miller et al.
patent: 5824579 (1998-10-01), Subramanian et al.
patent: 5883014 (1999-03-01), Chen et al.
patent: 5895766 (1999-04-01), Manning
Hack Jonathan
Niebling John F.
Sony Corporation
LandOfFree
Method of forming a via hole filled with a conducting material, does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a via hole filled with a conducting material, , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a via hole filled with a conducting material, will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1324237