Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Patent
1995-02-02
1998-07-21
Dutton, Brian
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
438386, 438404, H01L 2120, H01L 2176, H01L 21311
Patent
active
057834911
ABSTRACT:
A method of fabricating a semiconductor device which includes the steps of forming a trench (4), and repeating the formation and removal of an oxide film (a sacrificial oxide film) twice to provide a rounded configuration (5b) of an opening portion of the trench (4) and a rounded configuration (6b) of a bottom thereof and to draw defects in a semiconductor layer into a silicon oxide film (8), reducing the defects adjacent the inner wall of the trench (4), whereby electric field concentration on a gate is prevented and the mobility of carriers in channels is improved for an improvement in characteristic, particularly an on-state voltage, of a power device.
REFERENCES:
patent: 4472240 (1984-09-01), Kameyama
patent: 4735824 (1988-04-01), Yamabe et al.
patent: 4839306 (1989-06-01), Wakamatsu
patent: 4855017 (1989-08-01), Douglas
patent: 4857477 (1989-08-01), Kanamori
patent: 5011788 (1991-04-01), Kawaji et al.
patent: 5100822 (1992-03-01), Mitani
patent: 5183775 (1993-02-01), Levy
patent: 5258332 (1993-11-01), Horioka et al.
patent: 5371024 (1994-12-01), Hieda et al.
patent: 5387528 (1995-02-01), Hutchings et al.
patent: 5599722 (1997-02-01), Sugisaka et al.
Wolf et al., Silicon Processing for the VLSI Era, vol. 1, pp. 200-207, 1986.
Wolf, Silicon Processing for the VLSI Era, vol. 2, pp. 49-50, 1990.
Patent Abstracts of Japan, vol. 14, No. 288 (E-943) (4231), Jun. 21, 1990, JP-A-02-091976, Mar. 30, 1990.
Patent Abstracts of Japan, vol. 13, No. 268 (E-775), Jun. 20, 1989, JP-A-01 059 847, Mar. 7, 1989.
International Electron Devices Meeting, pp. 793-797, Dec. 9, 1990, K. Shenai, et al., "Optimum Low-Voltage Silicon Power Switches Fabricated Using Scaled Trench MOS Technologies".
Journal of the Electrochemical Society, Solid-State Science and Technology, Jun. 1982, pp. 1278-1282, R.B. Marcus, et al., "The Oxidation of Shaped Silicon Surfaces".
Japanese Journal of Applied Physics, vol. 22, No. 8, Aug. 1983, pp. L514-L516, Yasuharu Sakina, et al., "Two-Dimensional Analysis of Thermal Oxidation of Silicon".
Minato Tadaharu
Nakamura Katsumi
Shiozawa Katsuomi
Tominaga Shuuichi
Dutton Brian
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Method of forming a truck MOS gate or a power semiconductor devi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a truck MOS gate or a power semiconductor devi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a truck MOS gate or a power semiconductor devi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1646688