Method of forming a transistor having gate protection and...

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S595000, C257SE21176

Reexamination Certificate

active

07544594

ABSTRACT:
A microelectronic device and a method of forming same. The method comprises: a transistor gate; a first spacer and a second spacer respectively adjacent a first side and a second side of the gate; a diffusion layer supra-adjacent the gate; contact regions super-adjacent the diffusion layer and adjacent the first spacer and the second spacer; a protective cap super-adjacent the gate and between the contact regions, the protective cap being adapted to protect the device from shorts between the gate and the contact regions.

REFERENCES:
patent: 4906589 (1990-03-01), Chao
patent: 5346839 (1994-09-01), Sundaresan
patent: 5466621 (1995-11-01), Hisamoto et al.
patent: 5578513 (1996-11-01), Maegawa
patent: 5658806 (1997-08-01), Lin et al.
patent: 5701016 (1997-12-01), Burroughes et al.
patent: 5716879 (1998-02-01), Choi et al.
patent: 5827769 (1998-10-01), Aminzadeh et al.
patent: 6022815 (2000-02-01), Doyle et al.
patent: 6057604 (2000-05-01), Nguyen
patent: 6207514 (2001-03-01), Furukawa et al.
patent: 6228691 (2001-05-01), Doyle
patent: 6483156 (2002-11-01), Adkisson et al.
patent: 6680240 (2004-01-01), Maszara
patent: 6696345 (2004-02-01), Chau et al.
patent: 6713396 (2004-03-01), Anthony
patent: 6716684 (2004-04-01), Krivokapic et al.
patent: 6716690 (2004-04-01), Wang et al.
patent: 6858478 (2005-02-01), Chau et al.
patent: 6858483 (2005-02-01), Doczy et al.
patent: 6914295 (2005-07-01), Chau et al.
patent: 7005366 (2006-02-01), Chau et al.
patent: 2002/0011612 (2002-01-01), Hieda
patent: 2003/0057486 (2003-03-01), Gambino et al.
patent: 2003/0129795 (2003-07-01), Chau et al.
patent: 2004/0036126 (2004-02-01), Chau et al.
patent: 2004/0092062 (2004-05-01), Ahmed et al.
patent: 2004/0094807 (2004-05-01), Chau et al.
patent: 2004/0110097 (2004-06-01), Ahmed et al.
patent: 2004/0155011 (2004-08-01), Hareland et al.
patent: 2004/0214385 (2004-10-01), Doczy et al.
patent: 2004/0241916 (2004-12-01), Chau et al.
patent: 2005/0040469 (2005-02-01), Doczy et al.
patent: 2005/0156171 (2005-07-01), Brask et al.
patent: 10-1998-0079122 (1998-11-01), None
patent: 10-2004-0054363 (2004-06-01), None
International Search Report and Written Opinion of the Searching Authority: Dated Nov. 21, 2007;PCT/US2007/072167, 10 pgs.
T. Miyashita, et al., “A Novel Bit-line Process using Poly-Si Masked Dual-Damascene (PMDD) for 0.13μm DRAMs and Beyond”, IEEE, pp. 15.4.1 to 15.4.4 (2000).
H. Koga, et al., “A 0.23μm2Double Seld-Aligned Contact Cell for Gigabit DRAMs with a Ge-Added Vertical Epitaxial Si Pad,” IEEE, pp. 22.1.1 to 22.1.4 (1996).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming a transistor having gate protection and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming a transistor having gate protection and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a transistor having gate protection and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4133666

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.